Invalidity dossier
US 10700178
Contact resistance reduction employing germanium overlayer pre-contact metalization
Current assignee: Daedalus Prime LLC
Added 9/23/2026, 6:49:20 PM
Active provider: DeepSeek · deepseek-flash
Patent summary
Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.
Patent Overview — US10700178B2
Title: "Contact resistance reduction employing germanium overlayer pre-contact metalization"
Patent number: US10700178B2 (application US16/416,445; publication US20190341464A1)
Inventors: Glenn A. Glass, Anand S. Murthy, Tahir Ghani
Assignee/current assignee (per source listing): MediaTek Inc; original assignee Intel Corp
Key dates: Priority date 2010-12-21 (priority claimed from US12/975,278); filing date 2019-05-20; publication date 2020-06-30; anticipated expiration 2030-12-21. Status: Active.
Purpose and plain-language scope (from the title and classification data only): The invention addresses reducing electrical contact resistance in semiconductor devices by placing a germanium overlayer before contact metalization. In plain terms, a germanium-containing layer is formed at the contact area prior to depositing the contact metal, to improve the electrical connection between the metal contact and the underlying semiconductor. Classification entries place it in the field of electrodes ohmically coupled to a semiconductor (H10D64/62) and Group IV heterojunctions, e.g. Si/Ge heterojunctions (H10D62/822), consistent with a silicon/germanium contact scheme. Other classifications cover FinFET manufacture, source/drain recess formation and refilling, and SiGe source/drain stress arrangements, indicating the technique is described in the context of fin-based transistors with source/drain regions. Prior-art keywords listed are: source, germanium, concentration, drain region, silicon.
What this excerpt does not establish:
- The actual claims, claim language, or scope of coverage (no claims are included in the excerpt).
- The written description, embodiments, or specific process steps and concentrations.
- Any prior-art analysis, validity finding, or legal conclusion (the source explicitly notes legal status and priority dates are assumptions, not conclusions).
- Litigation, IPR, or assignment details are noted in the source but are outside the permitted scope of this overview and are not evaluated here.
Source: https://patents.google.com/patent/[US10700178](/patent/US10700178)/en
Generated 10/1/2026, 9:42:30 PM
Cases on file (1)
Group view →Specific litigation cases in our database that name US patent 10700178. The free-form analysis below may also discuss cases beyond this list.
- Daedalus Prime LLC v. Samsung Electronics Co., Ltd. et al.filed Sep 12, 20222:22-cv-00352U.S. District Court for the Eastern District of Texasstayed
Defendants: Samsung Electronics Co., Ltd., Samsung Electronics America, Inc., Taiwan Semiconductor Manufacturing Co., Ltd. (TSMC)
Other patents asserted: 10049080, 8775833, 8898494, 9831306, 10319812, 11251281, 10705588
Litigation summary
Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.
Proceedings on file (0)
All PTAB activity →AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.
Current assignee: Daedalus Prime LLC
No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.
PTAB challenges
AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.
Assignment history
Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.
Prior art
Earlier patents, publications, and products that may anticipate or render the claims unpatentable.
Obviousness
Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.
Extensions
Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.
Derivative works
Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.
Keep exploring
More patents asserted by Daedalus Prime LLC
- US 8984228I'll search for authoritative information on US 8984228, including any 2026 CAFC activity. Let me check for CAFC activity and the PTAB/litigation status specifically. Let me do one final targeted check for any Federal Circuit 2026 docket…
- US 10049080I'll verify current status and any 2026 appellate activity before summarizing. Let me check the PTAB outcomes and any 2026 appellate activity for this specific patent. Let me confirm the PTAB outcome and check for any appellate docket. US…
- US 8775833Patent Overview — US8775833B2 Title: Dynamically allocating a power budget over multiple domains of a processor Patent number / application: US8775833B2; Application US13/780,066; publication US20130179704A1 Inventors: Avinash N…
- US 8898494Patent Overview — US 8,898,494 B2 Title: Power budgeting between a processing core, a graphics core, and a bus on an integrated circuit when a limit is reached. Patent number / application: US 8,898,494 B2, application US 13/398,641…
- US 9575895Patent Overview: US9575895B2 Title: Providing common caching agent for core and integrated input/output (IO) module Patent number / application: US9575895B2; Application US14/609,620; earlier publication US20150143051A1 Assignee: Original…
- US 10394300Patent Overview — US 10,394,300 B2 Title: Controlling operating voltage of a processor Source: https://patents.google.com/patent/US10394300/en (excerpted) Bibliographic data (as supplied): - Patent number: US10394300B2 - Application…
- US 10705588Patent Overview: US 10,705,588 B2 Title: Enabling a non-core domain to control memory bandwidth in a processor Patent number: US10705588B2 Application number: US16/249,103 (published as US20190212801A1) Inventors: Avinash N…
- US 9831306Patent Overview — US 9,831,306 B2 Title: Self-aligned gate edge and local interconnect and method to fabricate same Patent number: US 9,831,306 B2 (application US 15/024,750; pre-grant publication US 2016/0233298 A1) Inventors: Milton…
This patent in court (1)
1 tracked lawsuit name US 10700178.