Invalidity dossier

US 12087871

Microstructure enhanced absorption photosensitive devices

Current assignee: Unified Patents

Added 5/14/2026, 6:01:28 AM

At a glanceNo PTAB challenges1 lawsuit on fileasserted by Unified PatentsHigh-Tech (T)

Active provider: Google · gemini-2.5-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

I can provide a summary of US patent 12087871.

US Patent 12087871: Summary

  • Title: Microstructure enhanced absorption photosensitive devices
  • Assignee: W&w Sens Devices Inc
  • Inventors: Shih-Yuan Wang, Shih-Ping Wang
  • Filing Date: October 30, 2023
  • Issue Date: September 10, 2024
  • Abstract: The patent describes a photodetector with microstructure-enhanced photoabsorption. This device includes a cathode region, an anode region, and reverse biasing circuitry. A key component is a microstructure-enhanced photon absorbing semiconductor region designed to absorb photons from a source signal. The absorbing region incorporates multiple microstructures, such as pillars, holes, and/or voids, which are sized and positioned to increase photon absorption across a range of wavelengths, including that of the source signal. These microstructures aim to improve the effective absorption coefficient of the material, allowing for higher quantum efficiency and data bandwidth in photosensitive devices like photodiodes, avalanche photodiodes, and photovoltaic cells. The patent also discusses applications in reducing dielectric constant for microwave transmission lines and controlling thermal conductivity for heat management.

Plain-Language Overview of Independent Claims:

  • Independent Claim 1: This claim describes a photodetector designed for enhanced light absorption. It comprises a cathode, an anode, and circuitry to apply a reverse bias voltage between them. The core innovation is a semiconductor region structured with multiple microstructures (like pillars, holes, or voids). These microstructures are specifically designed and positioned to boost the absorption of incoming photons, particularly at the wavelength of the signal being detected. The claim specifies that at least one dimension of these microstructures is equal to or shorter than the longest signal wavelength, and they work by creating an "absorbing mode high contrast grating" which uses various optical effects (resonance, scattering, near-field, sub-wavelength, and interference) to increase absorption.
  • Independent Claim 13: This claim describes a photovoltaic device. It includes a semiconductor material that has multiple buried voids within it. This semiconductor material is configured to convert solar radiation into direct current electricity. The buried voids are microstructured and are designed to enhance the absorption of the semiconductor material, thereby improving the overall conversion efficiency of the device. The voids are sized and/or spaced by less than 3 microns to alter the effective refractive index of the semiconductor material, which can reduce reflection of sunlight and/or increase internal reflections within the material.
  • Independent Claim 16: This claim outlines a microwave transmission line structure. It consists of a semiconductor substrate material with numerous high-density dielectric-filled voids. These voids are included to reduce the dielectric constant of the semiconductor substrate material. Positioned above this substrate material are multiple metallic microwave transmission lines, with at least one line being located directly above the void-containing substrate. The dielectric-filled voids can be filled with materials like nitrogen, argon, vacuum, air, helium, polymer, metal oxides, silicon dioxide, silicon nitride, calcium fluoride, or zinc oxide, and are further configured to reduce dispersion and loss in the transmission lines by decreasing current loop flow and/or eddy currents.
  • Independent Claim 17: This claim describes an optical waveguide structure. It includes an optical mode region and a supporting semiconductor material situated next to this optical mode region. The supporting material is characterized by having a plurality of microstructured voids. These voids are specifically configured to modify the effective index of refraction of the supporting material, and this modification is dependent on the size, shape, and density of the microstructured voids.
  • Independent Claim 18: This claim details a heat exchanger system. The system includes a heat-generating device and a heat sink designed to dissipate heat to the surroundings. An intermediate material is placed between the heat-generating device and the heat sink. This intermediate material contains multiple buried voids which are configured to influence its thermal conductivity. Some of these voids are filled with a thermally conductive material, while others are filled with a thermally isolating material. These two types of voids are strategically positioned to conduct heat efficiently from the heat-generating device to the heat sink, while simultaneously reducing thermal crosstalk with other heat-sensitive devices mounted on the intermediate material.

CAFC 2026 Dockets:

As of April 26, 2026, a search of CAFC 2026 dockets for patent number 12087871 did not return any direct results for this specific patent number. The search results show other patent litigation cases filed in the U.S. Court of Appeals for the Federal Circuit in 2026, but none are associated with US12087871B2.

Generated 5/18/2026, 6:48:28 AM

Cases on file (1)

Group view →

Specific litigation cases in our database that name US patent 12087871. The free-form analysis below may also discuss cases beyond this list.

  • IPR2025-00993Patent Trial and Appeal Board (PTAB)Not Instituted - Procedural

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

✓ Generated

As of April 26, 2026, the following litigation is known involving US patent 12087871:

PTAB Case

  • Case Number: IPR2025-00993
  • Plaintiff(s): Unified Patents
  • Defendant(s): Not specified in the provided information, but Unified Patents typically contests patents through USPTO post-grant proceedings against patent owners.
  • Jurisdiction: Patent Trial and Appeal Board (PTAB)
  • Filing Date: Not explicitly stated in the provided snippet for this specific case, but IPR cases have a filing date.
  • Outcome or Current Status: Not Instituted - Procedural

District Court Case

  • Case Number: 2:24-cv-00854
  • Plaintiff(s): Not specified
  • Defendant(s): Not specified
  • Jurisdiction: Texas Eastern District Court
  • Filing Date: Not explicitly stated, but the case was filed in 2024.
  • Outcome or Current Status: Litigation is ongoing.

Additionally, the patent family has "First worldwide family litigation filed." However, specific details such as plaintiffs, defendants, jurisdiction, case number, filing date, and outcome are not provided in the available information.

Generated 5/18/2026, 6:48:16 AM

Proceedings on file (1)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

Current assignee: Unified Patents

1 discretionary denial
Discretionary Denial
Filed
Jun 25, 2025
Last modified
Mar 9, 2026
Petitioner
Samsung Electronics Co., Ltd. et al.
Inventor
Shih-Yuan WANG et al

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

✓ Generated

Proceedings overview

One AIA trial proceeding has been filed against US Patent 12,087,871. This proceeding, IPR2025-00993, resulted in a discretionary denial of institution, meaning no claims were invalidated or sustained on the merits. This outcome suggests a strong defensive posture for the patent owner, as the patent claims remain intact and have not been challenged on their merits at the PTAB.

IPR2025-00993 — [[[Samsung Electronics Co.](/litigations/by-defendant/Samsung%20Electronics%20Co.), Ltd.](/litigations/by-plaintiff/Samsung%20Electronics%20Co.%2C%20Ltd.) et al.](/litigations/by-plaintiff/Samsung%20Electronics%20Co.%2C%20Ltd.%20et%20al.) v. W&w Sens Devices Inc.

  • Type: Inter Partes Review
  • Filed: 2025-06-25
  • Status: Discretionary Denial. The PTAB declined to institute the IPR, meaning the merits of the patentability challenge were not decided.
  • Judge panel: Not publicly available from the search snippets at this stage.
  • Petition grounds: Specific claims challenged, prior art, and statutory bases (§ 102 / § 103) were not detailed in the available public information regarding the discretionary denial. To determine these, a full review of the petition would be required.
  • Institution decision: Denied (Discretionary Denial). The institution decision was issued before March 9, 2026. The reasoning for a discretionary denial often relates to factors like parallel district court litigation, advanced stage of litigation, or other judicial economy considerations, rather than the merits of the obviousness/anticipation challenge itself.
  • Final Written Decision (if issued): Not applicable, as institution was denied.
  • Settlement / termination: The proceeding was denied institution, not terminated by settlement.
  • Appeal: No Federal Circuit appeal related to a Final Written Decision would have occurred, as no FWD on the merits was issued.
  • Defensive value: The patent owner successfully prevented institution of this IPR. This means the claims of US12087871 were not challenged on their merits at the PTAB, and all claims remain patentable as originally granted. An IPR-based defense using the same or substantially similar prior art grounds might be harder for other potential petitioners, depending on the specific reason for the discretionary denial and whether that reason is applicable to future petitions.

Strategic summary

All claims of US Patent 12,087,871 remain UNTESTED on their merits by the PTAB. The sole IPR proceeding, IPR2025-00993, concluded with a discretionary denial of institution, which means the PTAB decided not to proceed with a full review of the patentability challenge. Consequently, no claims were canceled or held patentable by the PTAB in this proceeding.

Regarding the estoppel landscape, since the IPR was not instituted, the specific grounds raised by Samsung Electronics Co., Ltd. et al. in their petition for IPR2025-00993 are likely barred from being raised again by Samsung (and its privies) in future PTAB proceedings or district court litigation under 35 U.S.C. § 315(e)(2). However, this estoppel would typically not extend to prior art grounds that "reasonably could have been raised" had institution occurred. For other potential defendants, all prior-art grounds remain available, as the patent claims have not been substantively vetted by the PTAB.

There are no clear pattern signals of aggressive PTAB appeals by the patent owner or multiple filings by the same petitioner, given only one proceeding with a denial of institution. The initial Google Patents overview mentioned "Unified Patents PTAB Data" but the specific petitioner for IPR2025-00993 was Samsung.

Recommended next steps

For a defendant facing assertion of US12087871 today, it is important to understand that all claims of the patent remain valid as granted, as they have not been challenged on their merits at the PTAB. The discretionary denial of IPR2025-00993 indicates the PTAB found reasons not to institute, which could be procedural or related to parallel litigation, rather than a definitive statement on the strength of the patent claims themselves.

If considering your own PTAB challenge, it would be critical to review the institution denial decision for IPR2025-00993 to understand the specific reasoning. This information, while not fully detailed in the provided snippets, can be found on the USPTO PTAB E2E system by searching for IPR2025-00993. The absence of instituted PTAB activity means the patent remains untested in this forum, and a new, well-crafted IPR petition could still be a viable defense strategy.

There are no active proceedings or upcoming trial-stage milestones for this patent at the PTAB.

Reference:
IPR2025-00993 — IPR — filed 2025-06-25 — last modified 2026-03-09 — status: Discretionary Denial — petitioner: Samsung Electronics Co., Ltd. et al. — inventor: Shih-Yuan WANG et al. (Source: USPTO Open Data Portal, provided in prompt)

Generated 5/18/2026, 6:48:26 AM

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

✓ Generated

Inventors

The named inventors for US patent 12087871 are Shih-Yuan Wang and Shih-Ping Wang. Both inventors are also co-founders of W&w Sens Devices Inc., which is the original assignee. Therefore, their employer at the time of filing was W&w Sens Devices Inc.

Original assignee

The original assignee on the issued patent is W&w Sens Devices Inc. (also known as W&Wsens Devices, Inc.). The company develops high-performance thin silicon photosensors that leverage microhole-based lightwave trapping technology to enhance speed and sensitivity in thin silicon arrays, particularly for near-infrared wavelengths. Their photosensors are integrated into products across diverse sectors, including augmented reality, facial recognition, LiDAR for ADAS, security, and medical imaging. W&w Sens Devices Inc. appears to be an active operating company, having been officially filed on November 10, 2014, and maintaining an active filing status in California. They have also raised funding, including a Series C round.

Assignment timeline

As of May 18, 2026, a search of the USPTO Patent Assignment Search database for US patent 12087871 revealed no recorded assignments for this patent. This indicates that the ownership of the patent remains with the original assignee, W&w Sens Devices Inc.

Timeline diagram

timeline
    title Ownership of US 12087871
    2013 : Priority date
    2014 : W&w Sens Devices Inc founded
    2023 : Application filed by W&w Sens Devices Inc
    2024 : Issued to W&w Sens Devices Inc
         : US case filed in EDTX
    2025 : PTAB IPR case filed

NPE / troll-pattern signals

  1. Shell-entity transferNot present. The patent remains with W&w Sens Devices Inc., which is an operating company developing and shipping products related to the patent's claims.
  2. Known asserter in the chainNot present as assignee. The current assignee, W&w Sens Devices Inc., is not publicly listed as a traditional NPE (e.g., Acacia, Marathon Patent Group). However, the patent is involved in a district court case in the Eastern District of Texas (2:24-cv-00854) where W&w Sens Devices Inc. is the plaintiff against Samsung. This venue is often used by NPEs, and the plaintiff is described as an "inventor-controlled plaintiff", which sometimes correlates with assertion-driven entities. Additionally, Unified Patents, an anti-NPE group, filed an IPR against this patent (IPR2025-00993), suggesting assertion activity.
  3. Repeat correspondent across the chainNot present. No assignments are recorded for this patent, thus no correspondent chain to analyze.
  4. Cascading transfersNot present. No assignments are recorded for this patent.
  5. Pre-litigation transferNot present. The patent was granted on September 10, 2024, and the district court case was filed in 2024. Since the patent remains with the original assignee, no transfer occurred prior to litigation.
  6. Bankruptcy fire-saleNot present. There is no indication of W&w Sens Devices Inc. having filed for bankruptcy.
  7. PrivateeringNot present. W&w Sens Devices Inc. is asserting the patent directly.
  8. Defensive aggregator (anti-NPE)Not present. While Unified Patents (an anti-NPE organization) filed an IPR against this patent, they are the petitioner, not an assignee in the ownership chain.

Verdict

Operating-company assertion

W&w Sens Devices Inc. is an operating company that develops and markets photosensitive devices embodying the claims of US12087871. The patent is currently being asserted by the original assignee against Samsung in the Eastern District of Texas (case 2:24-cv-00854). This indicates a direct assertion by a product-shipping entity against a competitor. The IPR filed by Unified Patents against the patent further confirms its involvement in assertion, consistent with an operating company enforcing its intellectual property.

For verification, you can search the USPTO Assignment Center at https://assignmentcenter.uspto.gov/.

Generated 5/18/2026, 6:48:55 AM

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

✓ Generated

The following prior art references are considered most relevant to US patent 12087871, based on their explicit mention and discussion within the patent text, or their early publication dates and relevance from the patent's own citations.

Non-Patent Literature References (Explicitly discussed in US12087871)

  1. Garnett et al., "Light trapping in silicon nanowire solar cells," Nano Letters, 2010, 10, 1082-1087.

    • Full Citation: Garnett, E. C., & Yang, P. (2010). Light trapping in silicon nanowire solar cells. Nano Letters, 10(3), 1082-1087.
    • Publication/Filing Date: Published in 2010.
    • Brief Description: This paper presents experimental demonstrations of silicon nanowire arrays significantly increasing the optical path length of incident radiation, thereby enhancing light trapping in photovoltaic (solar cell) applications. The patent US12087871 notes this work demonstrated a 73-fold increase in optical path length compared to bulk silicon.
    • Potential Anticipation (35 U.S.C. § 102): This reference directly anticipates key aspects related to microstructure-enhanced absorption, especially in solar cells.
      • Claim 1: Potentially anticipates the concept of a "microstructure-enhanced photon absorbing semiconductor region configured to absorb photons from a source signal, wherein the absorbing region comprises a plurality of microstructures that are dimensioned and positioned to increase absorption." Nanowires are a type of microstructure used for this purpose.
      • Claim 2: Anticipates "microstructures are pillars" (nanowires can be considered pillars).
      • Claim 8: Anticipates the use of "silicon" for the absorbing region and microstructures.
      • Claim 25: Strongly anticipates this claim, which describes a "photovoltaic device comprising a semiconductor material having a plurality of voids buried therein... wherein the voids are microstructured voids and are configured to enhance absorption... thereby increasing conversion efficiency." Nanowires achieve similar light-trapping effects for enhanced absorption in PVs.
  2. Kelzenberg et al., "Enhanced absorption and carrier collection in Si wire arrays for photovoltaic applications," Nature Materials, vol. 9, March 2010, 239-244.

    • Full Citation: Kelzenberg, M. D., Boettcher, S. W., Petykiewicz, J. A., Spurgeon, D. B., Trinh, K., Soriaga, B. S., ... & Atwater, H. A. (2010). Enhanced absorption and carrier collection in Si wire arrays for photovoltaic applications. Nature Materials, 9(3), 239-244.
    • Publication/Filing Date: Published in March 2010.
    • Brief Description: This publication details the use of silicon wire arrays to achieve enhanced absorption and efficient carrier collection, specifically for photovoltaic applications. It focuses on improving solar cell performance through these microstructures.
    • Potential Anticipation (35 U.S.C. § 102): Similar to Garnett et al., this reference describes the use of silicon microstructures for absorption enhancement in solar energy conversion.
      • Claim 1: Potentially anticipates the general concept of a "microstructure-enhanced photon absorbing semiconductor region" for increased absorption, specifically using "Si wire arrays."
      • Claim 25: Strongly anticipates this claim by demonstrating photovoltaic devices with silicon wire arrays configured for enhanced absorption and improved conversion efficiency.
      • Claim 8: Anticipates the use of "silicon" as the material for the absorbing region and microstructures.
  3. Li et al., "Optical absorption enhancement in silicon nanowire and nanohole arrays for photovoltaic applications," Proceeding of SPIE, Vol. 7772, 77721G-1, 2010.

    • Full Citation: Li, X., Cai, B., Lin, P. N., Huang, P. T., Lo, W. C., & Tsakalakos, L. (2010, August). Optical absorption enhancement in silicon nanowire and nanohole arrays for photovoltaic applications. In Next Generation (Nano) Photonic and Cell Technologies for Solar Energy Conversion (Vol. 7772, pp. 77721G-1). International Society for Optics and Photonics.
    • Publication/Filing Date: Published in 2010.
    • Brief Description: This work investigates optical absorption enhancement in both silicon nanowire and nanohole arrays for photovoltaic applications, explicitly mentioning nanoholes as effective light traps.
    • Potential Anticipation (35 U.S.C. § 102): This reference directly addresses various microstructures for absorption enhancement in PVs.
      • Claim 1: Potentially anticipates the concept of "microstructure-enhanced photon absorbing semiconductor region" using nanowires and nanoholes.
      • Claim 2: Strongly anticipates this claim by explicitly disclosing "nanowire and nanohole arrays," where nanowires can be considered pillars and nanoholes are a form of holes/voids.
      • Claim 8: Anticipates the use of "silicon" for the absorbing region and microstructures.
      • Claim 25: Strongly anticipates this claim by presenting photovoltaic devices utilizing silicon nanowire and nanohole arrays for enhanced absorption and improved conversion efficiency.
  4. Kang et al., "Epitaxially-grown Ge/Si avalanche photodiodes for 1.3 μm light detection," 23 Jun. 2008/Vol. 16, No. 13/OPTICS EXPRESS 9365.

    • Full Citation: Kang, Y., Liu, H., Morse, M., Rubino, A. Z., Georgas, D., Kuo, B., ... & Agarwal, A. (2008). Epitaxially-grown Ge/Si avalanche photodiodes for 1.3 μm light detection. Optics Express, 16(13), 9365-9371.
    • Publication/Filing Date: Published on June 23, 2008.
    • Brief Description: This paper describes the fabrication and performance of epitaxially-grown Germanium-on-Silicon (Ge/Si) avalanche photodiodes (APDs) for detecting light at 1.3 μm wavelength. While it addresses Ge/Si APDs, the patent US12087871 contrasts its performance (e.g., 56% Quantum Efficiency at 1 μm Ge absorption length) with the improvements offered by microstructures.
    • Potential Anticipation (35 U.S.C. § 102): This reference provides foundational prior art for Ge/Si APDs, a core component of some embodiments of US12087871, but likely lacks the specific "microstructure-enhanced absorption" feature.
      • Claim 1 (Preamble): Anticipates a "photodetector comprising: a cathode region; an anode region; reverse biasing circuitry configured to apply a voltage between the cathode and anode regions."
      • Claim 15: Partially anticipates the material combination of "silicon and germanium" for the absorbing region in an APD context.
      • Claim 17: Partially anticipates the use of "germanium" as an absorbing semiconductor material.
      • Claim 22: Anticipates an "avalanche photodiode configured to detect source signals at a data bandwidth... at source signal wavelengths of 1750 nanometers or shorter, and having a gain of greater than 2." This reference provides a baseline for such devices.

Patent Literature References (Cited by US12087871)

The "Cited patents" section of US12087871 lists 197 patents. A significant number of these, especially the earliest ones, are invented by Shih-Yuan Wang, the same inventor as US12087871, indicating these are likely related patents within a family or broader portfolio. For relevance, we focus on a few of the earliest by the inventor as they represent foundational work in this domain leading up to US12087871.

  1. US8618464B2 - Photosensitive devices having microstructure enhanced absorption and related methods

    • Full Citation: US8618464B2, "Photosensitive devices having microstructure enhanced absorption and related methods," invented by Wang, Shih-Yuan.
    • Publication/Filing Date: Filed on November 10, 2011; Granted on December 31, 2013.
    • Brief Description: This patent describes photosensitive devices, such as photodiodes or avalanche photodiodes, that incorporate a microstructure-enhanced photon absorbing semiconductor region. The microstructures (e.g., pillars, holes, voids) are dimensioned to increase photon absorption at specific wavelengths, often having at least one dimension equal to or shorter than the longest signal wavelength. The patent also covers methods of manufacturing these devices.
    • Potential Anticipation (35 U.S.C. § 102): This patent is highly relevant and appears to be a direct predecessor or part of the same inventive family as US12087871, sharing many core concepts.
      • Claim 1: Directly anticipates almost all elements of Claim 1, including the "photodetector comprising... a microstructure-enhanced photon absorbing semiconductor region configured to absorb photons... wherein the absorbing region comprises a plurality of microstructures that are dimensioned and positioned to increase absorption... and wherein the microstructures have at least one dimension that is equal to or shorter than a longest signal wavelength."
      • Claim 2: Anticipates "microstructures are pillars, holes, and/or voids."
      • Claim 3: Anticipates various arrangements of microstructures (periodically-spaced array, non-periodically-spaced array, randomly-spaced array or a multiperiodically-spaced array).
      • Claim 7: Anticipates the mechanism of increased absorption "at least in part by forming an absorbing mode high contrast grating that makes use of resonance effects, scattering effects, near field effects, sub-wavelength effects, and/or interference effects."
      • This patent broadly anticipates much of the foundational microstructure enhancement technology described in US12087871, particularly for photodetectors.
  2. US8288761B2 - Silicon avalanche photodiode based on silicon on insulator material for telecommunication applications

    • Full Citation: US8288761B2, "Silicon avalanche photodiode based on silicon on insulator material for telecommunication applications," invented by Wang, Shih-Yuan.
    • Publication/Filing Date: Filed on November 10, 2011; Granted on October 16, 2012.
    • Brief Description: This patent details a silicon avalanche photodiode (APD) built on silicon-on-insulator (SOI) material. It aims to achieve high-speed operation (e.g., >10 Gb/s) and high quantum efficiency for telecommunication wavelengths (e.g., 850 nm) by utilizing a thin silicon absorption layer and an integrated multiplication layer, possibly with resonant optical structures to enhance absorption.
    • Potential Anticipation (35 U.S.C. § 102): While not explicitly mentioning "microstructures" in the same breadth as US12087871, it focuses on high-speed silicon APDs on SOI for enhanced performance, a context highly relevant to US12087871's goals.
      • Claim 1 (Preamble): Anticipates a "photodetector" configured as an APD with cathode, anode, and reverse biasing.
      • Claim 8: Anticipates "absorbing region and the microstructures are formed of silicon" by teaching silicon APDs.
      • Claim 10 & 11: Potentially anticipates the performance characteristics, such as "silicon photodiode configured to detect source signals at a data bandwidth of greater than 10 gigabits per second, at signal wavelengths of 850 nanometers with a quantum efficiency of at least 60%" (Claim 10) and "silicon avalanche photodiode configured to detect source signals at a data bandwidth of greater than 5 gigabits per second, at wavelengths of 850 nanometers, while having a gain of greater than 2" (Claim 11), by aiming for these performances in silicon APDs. It mentions resonant structures, which could imply an early form of microstructure.
  3. US8575619B2 - Optical waveguides with buried voids and related methods of fabrication

    • Full Citation: US8575619B2, "Optical waveguides with buried voids and related methods of fabrication," invented by Wang, Shih-Yuan.
    • Publication/Filing Date: Filed on July 10, 2012; Granted on November 5, 2013.
    • Brief Description: This patent describes optical waveguide structures that include buried voids. These voids are used to modify the effective refractive index of the waveguide's supporting material, enabling improved light confinement and guidance. The patent also covers methods for fabricating such structures.
    • Potential Anticipation (35 U.S.C. § 102): This patent directly anticipates the use of buried voids for optical manipulation, which is a specific microstructure concept in US12087871.
      • Claim 24: Anticipates "microstructures include voids buried within the absorbing semiconductor region," although this patent focuses on waveguides rather than general photodetector absorption enhancement.
      • Claim 33: Directly anticipates this claim, which describes an "optical waveguide structure comprising: an optical mode region; and a supporting semiconductor material adjacent to the optical mode region, wherein the supporting material includes a plurality of microstructured voids that are configured to alter an effective index of refraction of the supporting material based on the size, shape, density, etc. of the microstructured voids."

These selected prior art references highlight the evolutionary development of microstructure-enhanced devices, particularly from the same inventor, addressing both the general concept of enhanced absorption via microstructures and specific applications in photodiodes, APDs, PVs, and optical waveguides.

Generated 5/18/2026, 6:49:04 AM

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

✓ Generated

Obviousness Analysis of US Patent 12087871 under 35 U.S.C. § 103

This analysis assesses the obviousness of US patent 12087871, titled "Microstructure enhanced absorption photosensitive devices," under 35 U.S.C. § 103, using prior art explicitly referenced and described within the patent's "Definitions" section. The current date is April 26, 2026.

Summary of the Invention (Derived from Definitions)

The patent US12087871 describes a photodetector (including photodiodes (PDs) and avalanche photodiodes (APDs)) that incorporates a microstructure-enhanced photon absorbing semiconductor region. This region includes a plurality of microstructures (such as pillars, holes, and/or voids) that are dimensioned and positioned to increase the absorption of photons at a range of wavelengths, with at least one dimension equal to or shorter than the longest signal wavelength. The microstructures enhance absorption by forming an "absorbing mode high contrast grating" that utilizes resonance, scattering, near-field, sub-wavelength, and/or interference effects. The invention aims to achieve high data bandwidths (e.g., greater than 5 Gb/s or 10 Gb/s) and high quantum efficiencies (e.g., greater than 60% or 90%) at various wavelengths, including 850 nm, 980 nm, 1000 nm, and up to 1750 nm. A key aspect is that these microstructures also effectively reduce the capacitance of the photodetector, allowing for higher bandwidth due to reduced RC time constants. The semiconductor materials can include silicon, germanium, III-V materials, or combinations thereof.

Identified Prior Art

The "Definitions" section of US12087871 explicitly identifies and describes several pieces of prior art:

  1. Conventional PIN Photodiode (e.g., FIG. 2): A standard silicon PIN photodiode structure is presented as conventional, where the absorption "I" region thickness ("d") dictates performance. The patent notes that for 90% absorption in Si at 850 nm, "d" is over 30 microns, limiting bandwidth to less than 2.5 Gb/s, and achieving 10 Gb/s results in quantum efficiency (QE) less than 40% (FIGS. 3A and 3B).
  2. Silicon Nanowire/Nanohole Arrays for Photovoltaics:
    • Garnett et al., "Light trapping in silicon nanowire solar cells," Nano Letters, 2010: This reference is cited for experimentally demonstrating that an ordered array of silicon nanowires increased the optical path length of incident radiation by 73 times greater than bulk silicon, leading to an effective absorption coefficient 73 times that of bulk silicon. It also notes that the nanowire array reduced the effective capacitance compared to bulk material.
    • Kelzenberg et al., "Enhanced absorption and carrier collection in Si wire arrays for photovoltaic applications," Nature Materials, 2010: Cited for enhanced absorption and carrier collection in Si wire arrays for photovoltaic applications.
    • Li et al., "Optical absorption enhancement in silicon nanowire and nanohole arrays for photovoltaic applications," Proceeding of SPIE, 2010: Cited for optical absorption enhancement in silicon nanowire and nanohole arrays for photovoltaic applications.
      The patent clarifies that nanowires are "known to be used for light trapping in photovoltaic applications where the photogenerated carriers diffuse to the anode or cathode of a P-N junction with zero external bias operating at DC (direct current)".
  3. High Contrast Gratings (HCGs): The patent refers to "Chang-Hasnain" in relation to HCGs, noting that resonant Q can be as high as 10^7 if the HCG has minimal absorption loss, implying known applications for high reflectivity.
  4. Epitaxially Grown Ge/Si Avalanche Photodiodes (Kang et al., 2008): This reference describes a Ge/Si APD for 1310 nm wavelength operation, which achieved approximately 15 Gb/s bandwidth for a 30 μm diameter device, but with a QE of only 56% for a 1 μm Ge absorption length. The patent notes that Kang et al. "cannot extend the wavelength due to low absorption of the bulk material without sacrificing a significant reduction in bandwidth".

Obviousness Combinations

A person having ordinary skill in the art (PHOSITA) at the time of the invention (priority date May 22, 2013) would possess knowledge in semiconductor device physics, optoelectronics, and fabrication techniques for photodetectors and related devices.

Combination 1: Conventional Silicon Photodiode (FIG. 2) + Silicon Nanowire/Nanohole Arrays (Garnett et al., Kelzenberg et al., Li et al.)

  • Prior Art Teachings:
    • The conventional silicon photodiode (FIG. 2, FIGS. 3A and 3B) is known to have limitations for high-speed datacom applications. Specifically, at 850 nm, achieving acceptable quantum efficiency (e.g., 90%) requires a thick absorption region (e.g., >30 microns), which severely limits bandwidth (e.g., <2.5 Gb/s) due to long carrier transit times. Conversely, reducing the thickness for higher bandwidth leads to unacceptably low quantum efficiency (e.g., <40% for 10 Gb/s). This presents a clear problem: improving both bandwidth and QE in silicon photodetectors, especially at datacom wavelengths.
    • Garnett et al., Kelzenberg et al., and Li et al. explicitly teach that silicon nanowire and nanohole arrays significantly enhance optical absorption and increase the optical path length within silicon in photovoltaic (solar cell) applications. Garnett et al. quantifies this, showing a 73x increase in effective absorption coefficient for Si nanowires at 850 nm, reaching levels higher than direct bandgap III-V materials. Crucially, Garnett et al. also indicates that these nanowire arrays lead to reduced effective capacitance.
  • Motivation to Combine: A PHOSITA, aware of the bandwidth and QE limitations of conventional silicon photodetectors for high-speed datacom (e.g., 10 Gb/s at 850 nm), would be motivated to find ways to increase the effective absorption of silicon without increasing the physical thickness of the absorption region. The demonstrated success of silicon nanowire/nanohole arrays in enhancing absorption for solar cells would naturally suggest applying similar microstructures to the absorption region of a silicon photodiode. The motivation is to leverage the known optical absorption enhancement of these microstructures to reduce the necessary physical length of the "I" region.
  • Predictable Result: By reducing the physical absorption length due to enhanced effective absorption, the carrier transit time would be reduced, leading to higher bandwidth. Furthermore, the known reduction in effective capacitance associated with such microstructures (as explicitly noted in the patent when discussing Garnett et al.) would further contribute to a reduction in the RC time constant, also increasing bandwidth. This combination would predictably address the core problem of simultaneously achieving high bandwidth and high quantum efficiency in silicon photodetectors. The modification of applying these known structures to an existing device (a photodiode instead of a solar cell) to achieve a known and desired property (enhanced absorption for speed/efficiency) would be obvious.

Combination 2: Conventional Ge-on-Si APD (Kang et al.) + Microstructures for Absorption Enhancement (Garnett et al., Kelzenberg et al., Li et al.)

  • Prior Art Teachings:
    • Kang et al. teaches a Ge-on-Si APD capable of detecting 1310 nm light, achieving around 15 Gb/s bandwidth for a 30 μm diameter device. However, this device suffered from relatively low QE (56% for a 1 μm Ge absorption layer) and could not easily extend to longer wavelengths without sacrificing bandwidth, due to the low absorption of bulk germanium at these wavelengths. This highlights a problem with Ge-on-Si APDs: improving QE and extending wavelength range while maintaining high bandwidth.
    • Garnett et al., Kelzenberg et al., and Li et al. (as discussed above) teach that microstructures like nanowire and nanohole arrays significantly enhance optical absorption in silicon and other materials for light trapping applications.
  • Motivation to Combine: A PHOSITA seeking to improve the QE and wavelength sensitivity of Ge-on-Si APDs for high-speed datacom (e.g., 30 Gb/s at 1300-1750 nm) would be motivated to address the "low absorption of the bulk material" limitation described for Kang et al.'s device. Given the well-established principle from the solar cell art that microstructures can drastically increase effective absorption, it would be obvious to apply similar microstructuring techniques (e.g., pillars or holes) to the germanium absorption layer of a Ge-on-Si APD. The patent itself provides this motivation: "Ge on Si microstructures are fabricated on the Ge to increase absorption which allows a shorter length of Ge to be used resulting in higher speed due to lower effective capacitance and shorter transit time for the carriers".
  • Predictable Result: By incorporating microstructures into the germanium absorption layer, the effective absorption coefficient of the germanium would be increased. This allows for a shorter physical absorption length while maintaining high QE, thereby reducing carrier transit time and improving bandwidth. The reduction in effective capacitance due to the microstructures would further contribute to increased bandwidth by reducing the RC time constant. These predictable improvements directly overcome the limitations of conventional Ge-on-Si APDs as described by Kang et al..

In conclusion, the core claims of US12087871 regarding microstructure-enhanced absorption in photodetectors (PDs and APDs) for improved bandwidth and quantum efficiency would have been obvious to a PHOSITA in light of the prior art, particularly the teachings of light-trapping microstructures in silicon for solar cells and the known limitations of conventional photodetector designs. The motivation would be to apply known absorption enhancement and capacitance reduction techniques to solve known problems in photodetector performance.

Generated 5/18/2026, 6:49:11 AM

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

✓ Generated

As a technical patent analyst, I can provide general information regarding Patent Term Adjustment (PTA), Patent Term Extension (PTE), continuation, and divisional applications based on the provided search results and previously generated sections. However, I cannot directly access the live USPTO database to pull the precise, real-time data for US patent 12087871. Therefore, I cannot definitively detail any specific PTA, PTE, continuation applications, divisional applications, or the exact projected expiration date for US patent 12087871.

Here's what can be stated generally about these aspects:

Patent Term Adjustment (PTA)

PTA can extend the term of a U.S. utility patent to compensate for certain delays caused by the United States Patent and Trademark Office (USPTO) during the prosecution of an application. The total PTA is added to the standard 20-year lifespan of a utility patent. Delays by the USPTO that may lead to PTA include:

  • Failure to issue a first Official Action or notice of allowance within 14 months of filing.
  • Failure to respond to an applicant's reply to an Official Action or appeal within four months.
  • Failure to issue the patent within four months of payment of the issue fee.
  • Failure to issue a patent within 36 months from the actual filing date of the application.

Applicant-caused delays can reduce any awarded PTA. Calculating PTA can be complex, and the USPTO does not publish official expiration dates, though it provides tools to assist in estimation. To determine the exact PTA for US patent 12087871, a direct review of the patent's prosecution history on the USPTO's Patent Center or Patent Public Search would be required.

Patent Term Extension (PTE)

PTEs are distinct from PTAs and are granted under different statutory provisions (35 U.S.C. § 156), typically to compensate for delays in regulatory review processes for products such as pharmaceuticals. The provided information does not indicate any such regulatory review for US patent 12087871, and thus it is unlikely to have a PTE based on this context. Like PTA, specific PTE information would need to be retrieved from the USPTO's official records.

Continuation and Divisional Applications

Both continuation and divisional applications are types of "continuing applications" that allow an applicant to pursue additional claims based on the same disclosed invention of an earlier (parent) application. They must be filed while the parent application is still pending and cannot introduce new matter.

  • Continuation Application: Filed to pursue additional claims to the same invention disclosed in the parent application.
  • Divisional Application: Filed to pursue claims to an invention that was not elected in a previous application due to a restriction requirement by the USPTO examiner.

For utility patents filed on or after June 8, 1995, the patent term for both continuation and divisional applications generally runs 20 years from the earliest effective nonprovisional filing date claimed, subject to PTA/PTE. While these types of applications can expand a patent family, they do not inherently extend the statutory patent term beyond the 20 years from the earliest priority date, though PTA can add to this.

To identify specific continuation or divisional applications for US patent 12087871, a detailed review of its family history on the USPTO's Patent Center or Global Dossier would be necessary.

Related Family Members

The provided patent text on Google Patents indicates a significant family history for US12087871, with numerous priority claims. The "Priority date" is listed as 2013-05-22, and the "Filing date" as 2023-10-30. The "Publication date" is 2024-09-10, and the "Application granted" date is also 2024-09-10. This indicates a complex prosecution history with multiple applications in its lineage.

The Google Patents information lists the following priority claims which are related family members:

  • PCT/US2014/039208 (priority claimed 2014-05-22)
  • PCT/US2015/061120 (priority claimed 2015-11-17)
  • PCT/US2016/067977 (priority claimed 2016-12-21)
  • US15/797,821 (priority claimed 2017-10-30, leading to US10446700B2)
  • US15/979,821 (priority claimed 2018-05-15, leading to US10624300B1)
  • PCT/US2018/043289 (priority claimed 2018-07-23)
  • US16/042,535 (priority claimed 2018-07-23, leading to US10700225B2)
  • PCT/US2018/057963 (priority claimed 2018-10-29)
  • US16/296,985 (priority claimed 2019-03-08, leading to US10468543B2)
  • US16/528,958 (priority claimed 2019-08-01, leading to US11121271B2)
  • US17/182,954 (priority claimed 2021-02-23, leading to US11791432B2)
  • US17/532,831 (priority claimed 2021-11-22, leading to US11309444B1)
  • US17/707,429 (priority claimed 2022-03-29, leading to US11621360B2)
  • US17/974,325 (priority claimed 2022-10-26, leading to US11830954B2)
  • US18/113,474 (priority claimed 2023-02-23, leading to US20230215962A1)
  • US18/385,213 (priority to US12087871B2, filed 2023-10-30)
  • US18/822,880 (priority to US12243948B2, priority date 2024-09-03)
  • US19/036,506 (priority to US20250194293A1, priority date 2025-01-24)

These listed priority claims and their associated publication/grant numbers represent various applications (including PCT applications and U.S. national applications) that form the patent family and from which US12087871 claims benefit.

Projected Expiration Date

The statutory term for a U.S. utility patent is generally 20 years from its earliest effective nonprovisional filing date, subject to any Patent Term Adjustment (PTA) or Patent Term Extension (PTE).

For US12087871, the earliest priority date listed is 2013-05-22. Without any PTA or PTE, the patent's term would generally expire 20 years from this earliest effective filing date. The Google Patents information states an "Anticipated expiration" date of 2034-05-22. This date suggests that the 20-year term is calculated from the priority date of 2013-05-22, with approximately one year of Patent Term Adjustment (PTA) (2013-05-22 + 20 years = 2033-05-22, plus roughly one year to reach 2034-05-22). However, this is an anticipated date and the precise PTA calculation would need to be confirmed from official USPTO records.

In summary, while general principles of PTA, PTE, and continuing applications are known, the specific details for US patent 12087871, including exact PTA, PTE, definitive lists of continuation/divisional applications, and the final expiration date, require direct access to and analysis of the patent's official prosecution history via the USPTO's electronic systems.

Generated 5/18/2026, 6:48:42 AM

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

✓ Generated

Defensive Disclosure: US Patent 12087871 - Microstructure Enhanced Absorption Photosensitive Devices

This document outlines derivative variations of the core claims of US Patent 12,087,871 ("Microstructure Enhanced Absorption Photosensitive Devices") to serve as defensive prior art. The aim is to render obvious or non-novel future incremental improvements by competitors by broadly disclosing alternative materials, operational parameters, cross-domain applications, integrations with emerging technologies, and failure modes.

Independent Claim 1: Photodetector with Microstructure-Enhanced Photoabsorption

Claim 1: A photodetector comprising: a cathode region; an anode region; reverse biasing circuitry configured to apply a voltage between the cathode and anode regions such that the cathode region is driven to a more positive voltage than the anode region; and a microstructure-enhanced photon absorbing semiconductor region configured to absorb photons from a source signal, wherein the absorbing region comprises a plurality of microstructures that are dimensioned and positioned to increase absorption of photons at a range of wavelengths that includes a wavelength of the source signal, and wherein the microstructures have at least one dimension that is equal to or shorter than a longest signal wavelength, and wherein the microstructures increase absorption at least in part by forming an absorbing mode high contrast grating that makes use of resonance effects, scattering effects, near field effects, sub-wavelength effects, and/or interference effects.


1.1. Material & Component Substitution

Derivative 1.1.1: Organic Semiconductor Photodetector with Plasmonic Nanoparticle Microstructures

  • Enabling Description: A photodetector is constructed using an organic semiconductor blend (e.g., P3HT:PCBM, or more advanced non-fullerene acceptor systems) as the photon absorbing region. Instead of etched semiconductor pillars or holes, the microstructures are realized as a high-density array of embedded or surface-deposited plasmonic nanoparticles (e.g., gold or silver nanorods, nanocubes, or nanospheres) with dimensions (e.g., 20-200 nm diameter/length, 50-500 nm spacing) engineered to support localized surface plasmon resonances (LSPRs) at the desired absorption wavelengths (e.g., 400-900 nm). These plasmonic nanostructures enhance the local electromagnetic field within the organic semiconductor, effectively increasing the absorption cross-section and functioning as an absorbing mode high contrast grating. The cathode and anode regions utilize transparent conductive polymers like PEDOT:PSS and evaporated calcium/aluminum contacts, respectively. The reverse biasing circuitry is integrated using flexible organic thin-film transistors (OTFTs).
  • Combination Prior Art:
    1. Organic Photovoltaic (OPV) performance metrics and testing protocols (e.g., IEC 61724, ASTM E2514).
    2. Open-source simulation tools for plasmonics (e.g., MEEP, Lumerical FDTD with academic licenses for basic functionalities).
    3. Flexible electronics manufacturing standards (e.g., IEEE 1621 for flexible circuits).
graph TD
    A[Source Signal (Photons)] --> B(Organic Semiconductor Layer)
    B --> C{Plasmonic Nanoparticle Microstructures}
    C -- Localized Surface Plasmon Resonance --> D[Enhanced Absorption]
    D --> E(Exciton Generation)
    E --> F{Charge Separation at Junctions}
    F --> G[Cathode (PEDOT:PSS)]
    F --> H[Anode (Ca/Al)]
    G & H --> I[Reverse Biasing Circuitry (OTFTs)]
    I --> J[Electrical Output]

Derivative 1.1.2: Perovskite Photodetector with Dielectric Metamaterial Microstructures

  • Enabling Description: A photodetector based on a lead-halide perovskite film (e.g., MAPbI3, CsPbBr3) as the active absorbing layer. The microstructure enhancement is achieved through a patterned dielectric metamaterial layer (e.g., an array of silicon nitride or titanium dioxide nanopillars/nanoholes) integrated directly adjacent to or within the perovskite film. These dielectric metamaterial structures, with periods and feature sizes ranging from 100 nm to 1000 nm, are designed to create resonant modes (e.g., Mie resonances, guided-mode resonances) that trap light and increase its effective path length within the perovskite, functioning as an absorbing mode high contrast grating across the visible to near-infrared spectrum (e.g., 400-850 nm). The device uses transparent indium tin oxide (ITO) for the anode and a low work-function metal such as silver for the cathode.
  • Combination Prior Art:
    1. Perovskite solar cell stability testing (e.g., ISOS protocols from Solliance).
    2. Open-source electromagnetic solvers for metamaterial design (e.g., Blender with Electrodynamics add-ons, Py-FDTD).
    3. Standardized perovskite materials characterization techniques (e.g., XRD, SEM, transient absorption spectroscopy).
graph TD
    A[Source Signal (Photons)] --> B(Perovskite Absorbing Layer)
    B --> C{Dielectric Metamaterial Microstructures}
    C -- Resonant Mode Light Trapping --> D[Increased Effective Absorption Path]
    D --> E(Charge Carrier Generation)
    E --> F[Anode (ITO)]
    E --> G[Cathode (Silver)]
    F & G --> H[Reverse Biasing Circuitry]
    H --> I[Electrical Signal]

Derivative 1.1.3: Quantum Dot Photodetector with Tunable Liquid Crystal-Filled Voids

  • Enabling Description: A photodetector employs a film of colloidal quantum dots (e.g., PbS, CdSe) as the light-absorbing material, tuned for specific infrared wavelengths (e.g., 900-1700 nm). The microstructure-enhanced absorption is achieved by embedding an array of nanoscale voids (e.g., 100-800 nm diameter) within a dielectric matrix surrounding the quantum dot film. These voids are filled with a nematic liquid crystal whose refractive index can be electrically tuned by an external low-voltage control signal. This tunable effective refractive index within the voids, forming an absorbing mode HCG, dynamically alters the light scattering and interference effects, optimizing absorption for varying incident light conditions or desired spectral ranges. The device integrates transparent graphene electrodes and a P-I-N heterostructure for efficient charge separation.
  • Combination Prior Art:
    1. Quantum dot synthesis and characterization guidelines (e.g., NIST standards for nanomaterials).
    2. Open-source liquid crystal modeling software (e.g., LCM, free versions or libraries).
    3. IEEE 802.15.4 (Zigbee) for wireless control of the liquid crystal tuning voltage in an IoT application.
graph TD
    A[Source Signal (Infrared Photons)] --> B(Quantum Dot Film)
    B --> C{Microstructured Voids (Liquid Crystal Filled)}
    C -- Electrical Control --> D[Tunable Effective Refractive Index]
    D -- Dynamic Light Scattering/Interference --> E[Enhanced Absorption]
    E --> F(Exciton Dissociation)
    F --> G[Anode (Graphene)]
    F --> H[Cathode (Graphene)]
    G & H --> I[Reverse Biasing & LC Control]
    I --> J[Electrical Output]

1.2. Operational Parameter Expansion

Derivative 1.2.1: Cryogenic Silicon APD with Nanoscale Microstructures for Ultra-Low Noise

  • Enabling Description: A silicon avalanche photodiode (APD) is designed for operation at cryogenic temperatures (e.g., 4 K to 77 K) to achieve ultra-low excess noise and high gain. The absorbing region features a three-dimensional array of silicon nanowires or nanoholes (e.g., 50-150 nm diameter, 100-500 nm length, 100-300 nm spacing) fabricated using electron-beam lithography and deep reactive ion etching. These nanoscale microstructures are optimized to create an absorbing mode HCG that efficiently traps weak near-infrared signals (e.g., 900-1100 nm) even at low temperatures where the bulk absorption coefficient of silicon further decreases. The reduced thermal energy at cryogenic temperatures minimizes dark current and carrier scattering, allowing the APD to operate with exceptionally low noise equivalent power, crucial for quantum optics or astronomy.
  • Combination Prior Art:
    1. Cryogenic electronic component testing standards (e.g., ASTM F2216 for semiconductor devices).
    2. Open-source algorithms for noise reduction in detector arrays (e.g., NumPy/SciPy for signal processing).
    3. Nanofabrication recipes available in academic open-access journals.
graph TD
    A[Weak NIR Signal (Photons)] --> B(Nanoscale Si Microstructures)
    B -- HCG Light Trapping @ Cryo Temp --> C[Enhanced Absorption]
    C --> D(Photocarrier Generation)
    D --> E{Avalanche Gain Layer}
    E -- Ultra-low Noise Multiplication --> F[Amplified Electrical Signal]
    F --> G[Cryogenic Readout Circuitry]

Derivative 1.2.2: High-Temperature Silicon Carbide Photodetector with Micro-Fin Arrays for UV Detection

  • Enabling Description: A photodetector optimized for extreme high-temperature environments (e.g., 300°C to 600°C) and UV detection (e.g., 200-400 nm). The absorbing semiconductor region is composed of a wide-bandgap silicon carbide (SiC) material. Instead of conventional pillars or holes, the microstructures are an array of SiC micro-fins or lamellae (e.g., 500 nm width, 2 µm height, 1 µm spacing) etched into the active layer. These micro-fins create an anisotropic absorbing mode HCG, effectively increasing the UV absorption cross-section and providing robust mechanical and thermal stability. The high operating temperature necessitates ohmic contacts made from refractory metals (e.g., Tungsten, Tantalum) and packaging designed for high thermal endurance.
  • Combination Prior Art:
    1. High-temperature semiconductor device reliability standards (e.g., MIL-STD-883 for extreme environments).
    2. Open-source computational fluid dynamics (CFD) packages (e.g., OpenFOAM) for thermal modeling of micro-fin structures.
    3. UV sensor calibration protocols from metrology institutes.
graph TD
    A[UV Source Signal (High Temp)] --> B(SiC Absorbing Layer)
    B --> C{SiC Micro-Fin Array}
    C -- Anisotropic HCG Light Trapping --> D[Enhanced UV Absorption]
    D --> E(Electron-Hole Pair Generation)
    E --> F[High-Temp Ohmic Contacts]
    F --> G[Reverse Biasing Circuitry]
    G --> H[Electrical Output (High Temp Rated)]

Derivative 1.2.3: Terahertz Photoconductive Switch with Sub-Wavelength Groove Microstructures

  • Enabling Description: A photoconductive switch for detecting and modulating terahertz (THz) radiation (e.g., 0.1-10 THz, corresponding to wavelengths of 3 mm to 30 µm). The active material is a low-temperature-grown GaAs (LT-GaAs) or silicon-on-sapphire (SOS) photoconductor. The microstructure consists of a periodic array of sub-wavelength grooves or slots (e.g., 1-10 µm width, 5-20 µm depth, 2-20 µm spacing) etched into the photoconductive layer. These grooves act as an absorbing mode high contrast grating, specifically designed to couple and enhance the absorption of incident THz waves, enabling efficient generation of photocarriers. The device functions as a THz detector when unbiased or a switch when triggered by an optical control pulse.
  • Combination Prior Art:
    1. THz spectroscopy and imaging standards (e.g., specifications for pulsed THz systems).
    2. Open-source electromagnetic simulation software for THz frequencies (e.g., CST Studio Suite (academic licenses) or custom Python scripts with FDTD libraries).
    3. IEEE 802.15.3e (Wireless HD) as a potential target application for high-speed THz links.
graph TD
    A[THz Source Signal] --> B(Photoconductive Layer)
    B --> C{Sub-Wavelength Groove Microstructures}
    C -- THz Coupling & Absorption Enhancement --> D[Photocarrier Generation]
    D --> E[Electrode Contacts]
    E --> F(Bias / Trigger)
    E --> G[THz Detection / Modulation Output]

1.3. Cross-Domain Application

Derivative 1.3.1: Aerospace - Space-Based Hyperspectral LIDAR Detector

  • Enabling Description: A photodetector specifically designed for space-based hyperspectral LIDAR systems used in atmospheric remote sensing (e.g., monitoring greenhouse gases or aerosols). The absorbing region comprises a multi-layered structure of III-V semiconductor alloys (e.g., InGaAs/InP, GaN/AlGaN for different spectral bands: SWIR for CO2, UV for Ozone) with each layer incorporating optimized microstructured pillars or holes (e.g., 300 nm to 2 µm feature size, depending on wavelength) for enhanced absorption across 200 nm to 2000 nm. The detector arrays are cryogenically cooled for extreme sensitivity. The microstructures are also designed to reduce sensitivity to angular variations of the incoming LIDAR return signal.
  • Combination Prior Art:
    1. NASA/ESA standards for space-qualified optical components and detectors (e.g., radiation hardness, vacuum compatibility).
    2. Open-source atmospheric radiative transfer models (e.g., MODTRAN, libRadtran) for simulating LIDAR signals.
    3. CCSDS (Consultative Committee for Space Data Systems) protocols for data transmission.
graph TD
    A[Incoming LIDAR Signal (Hyperspectral)] --> B(Multi-Layer III-V Absorbing Region)
    B -- Wavelength-Specific Pillars/Holes --> C[Enhanced Spectral Absorption]
    C --> D(Cryogenically Cooled Detector Array)
    D --> E[Signal Processing (on-board)]
    E --> F[Atmospheric Data Output]

Derivative 1.3.2: Food Safety/Agriculture - Integrated Microstructured Spectrometer for Produce Quality

  • Enabling Description: A compact, integrated spectrometer for inline analysis of agricultural produce (e.g., fruit ripeness, spoilage detection) utilizing a silicon photodetector array with microstructure-enhanced absorption. Each pixel in the array contains silicon microstructures (e.g., varying depth holes or chirped pillar arrays) optimized for a specific narrow band within the visible and near-infrared spectrum (e.g., 600-1100 nm). This allows for rapid, label-free hyperspectral analysis without moving parts. The microstructures significantly reduce the required absorption layer thickness, enabling very fast readout rates compatible with high-speed sorting lines. The device provides spectral fingerprints indicative of produce quality or defects.
  • Combination Prior Art:
    1. ISO 22000 (Food Safety Management System) for process control.
    2. OpenCV (Open Source Computer Vision Library) for image processing and defect recognition from spectral data.
    3. Modbus/CAN bus protocols for industrial automation and sensor integration on sorting lines.
graph TD
    A[Light Source (Illuminates Produce)] --> B(Produce Sample)
    B -- Reflected/Transmitted Light --> C(Microstructured Si Photodetector Array)
    C -- Pixel-Specific Wavelength Absorption --> D[Spectral Fingerprint Data]
    D --> E[Embedded Processor (AI for Quality)]
    E --> F[Quality Assessment / Sorting Command]

Derivative 1.3.3: Security/Defense - Covert SWIR Imaging Array with InGaAs Microstructures

  • Enabling Description: A short-wave infrared (SWIR) imaging array for covert surveillance and night vision applications (e.g., 1000-1700 nm) where ambient SWIR light is available but invisible to the human eye. Each pixel in the array consists of an InGaAs absorbing layer epitaxially grown on an InP substrate, incorporating a high-density array of InGaAs microstructured pillars or voids (e.g., 500 nm to 1.5 µm dimensions) to dramatically boost SWIR absorption. This microstructure enhancement enables very thin InGaAs layers for high-speed operation and reduced dark current, improving signal-to-noise ratio in low-light conditions. The array operates in an avalanche photodiode (APD) mode for internal gain, further enhancing sensitivity.
  • Combination Prior Art:
    1. DOD (Department of Defense) or NATO standards for night vision and IR imaging system performance.
    2. Open-source image processing libraries (e.g., ImageJ, scikit-image) for enhancement of SWIR imagery.
    3. GigE Vision or CoaXPress for high-speed camera data interfaces.
graph TD
    A[Ambient SWIR Light] --> B(InGaAs Microstructured Array (Pixel))
    B -- Enhanced SWIR Absorption --> C(Photocarrier Generation)
    C --> D{InP Multiplication Layer (Avalanche Gain)}
    D --> E[Pixel Readout Circuitry]
    E --> F[Covert SWIR Image Output]

1.4. Integration with Emerging Tech

Derivative 1.4.1: AI-Optimized Photodetector for Dynamic Spectral Sensing

  • Enabling Description: A photodetector with reconfigurable microstructures (e.g., liquid crystal-filled voids or MEMS-actuated pillars) whose geometry can be dynamically adjusted. An integrated AI inference engine (e.g., a tinyML model running on an embedded microcontroller) monitors the incoming optical signal and environmental conditions (e.g., ambient light, temperature). The AI then predicts and commands the optimal microstructure configuration (e.g., period, fill factor, orientation) to maximize absorption, bandwidth, or signal-to-noise ratio for specific spectral features of interest. This allows the photodetector to adaptively tune its "absorbing mode high contrast grating" for different target analytes or communication protocols.
  • Combination Prior Art:
    1. TensorFlow Lite / PyTorch Mobile for on-device AI inference.
    2. IEEE 1451 (Smart Transducer Interface Standard) for sensor data communication.
    3. Open-source MEMS design tools (e.g., IntelliSuite (academic versions) or free CAD software for microfluidics/MEMS).
graph TD
    A[Incoming Optical Signal] --> B(Photodetector w/ Reconfigurable Microstructures)
    B -- Real-time Performance Data --> C{AI Inference Engine}
    C -- Optimal Configuration Command --> B
    C -- Environmental Data --> C
    B --> D[Processed Electrical Output]

Derivative 1.4.2: IoT-Enabled Self-Powered Microstructured Photodetector Node

  • Enabling Description: A compact, self-contained IoT node that integrates a microstructured photodetector with energy harvesting capabilities and wireless communication. The photodetector's microstructures are dual-purpose: enhancing absorption for both signal detection and photovoltaic energy generation (e.g., a silicon microstructured array optimized for both 850 nm detection and ambient light power). A small capacitor or thin-film battery stores the harvested energy. An ultra-low-power microcontroller processes the detected optical signal, and a LoRaWAN or BLE (Bluetooth Low Energy) radio transmits data wirelessly to a gateway. The device can operate autonomously for extended periods, sensing light levels, pulse rates, or basic environmental changes.
  • Combination Prior Art:
    1. LoRaWAN (Long Range Wide Area Network) open standard for low-power wide-area networking.
    2. Bluetooth Low Energy (BLE) core specification for short-range wireless communication.
    3. Open Energy Monitor (OEM) framework for energy monitoring and data visualization.
graph TD
    A[Ambient Light / Source Signal] --> B(Microstructured Photodetector + PV)
    B -- Power Harvested --> C[Energy Storage (Capacitor/Battery)]
    B -- Signal Detected --> D[Ultra-Low-Power Microcontroller]
    C --> D
    D --> E[LoRaWAN / BLE Radio]
    E --> F[Wireless Data Transmission to Gateway]

Derivative 1.4.3: Blockchain-Secured Photonic Data Logger for Industrial Sensors

  • Enabling Description: An industrial optical sensor system where a microstructured photodetector (e.g., an APD for LIDAR applications) generates critical data (e.g., distance measurements, chemical concentrations). This data, along with metadata (timestamp, sensor ID, calibration status), is processed by an embedded secure element and then hashed and committed to a local or distributed blockchain ledger. The microstructures are fabricated with unique, irreproducible sub-wavelength features (e.g., physical unclonable functions - PUFs) that can be optically read and used to generate a unique digital signature for the device, ensuring the integrity and provenance of the sensor data recorded on the blockchain. This prevents tampering with sensor readings in critical applications.
  • Combination Prior Art:
    1. Hyperledger Fabric or Ethereum (public/private blockchain frameworks).
    2. ISO 27001 (Information Security Management) for data integrity and confidentiality.
    3. OPC UA (Open Platform Communications Unified Architecture) for industrial data exchange.
graph TD
    A[Optical Source Signal] --> B(Microstructured Photodetector (PUF Embedded))
    B --> C[Sensor Data]
    C --> D{Embedded Secure Element}
    D -- Device Signature (from PUF) --> D
    D -- Timestamp, Metadata --> D
    D -- Hash & Sign Data --> E[Blockchain Ledger]
    E --> F[Verifiable Data Record]

1.5. The "Inverse" or Failure Mode

Derivative 1.5.1: Fail-Safe Over-Illumination Protection Photodetector

  • Enabling Description: A microstructure-enhanced photodetector incorporating a fail-safe mechanism against excessive optical power. The microstructures (e.g., silicon pillars) are fabricated with a sacrificial layer or a thermally sensitive material (e.g., a low-melting-point polymer or an electrochromic material) within the interstitial spaces. Upon detection of an over-illumination event (e.g., photocurrent exceeding a threshold), an integrated control circuit or the heat generated by absorption in the microstructures activates the sacrificial material. This material either melts/ablates to increase light scattering or changes refractive index to detune the absorbing mode HCG, effectively reducing the detector's quantum efficiency and protecting the downstream electronics from saturation or damage. The device then operates in a "limited sensitivity" mode.
  • Combination Prior Art:
    1. IEC 61508 (Functional Safety of Electrical/Electronic/Programmable Electronic Safety-Related Systems).
    2. Open-source optical power monitoring algorithms (e.g., Arduino-based light sensor code).
    3. Thermoset polymer material properties databases.
stateDiagram
    [*] --> NormalOperation
    NormalOperation --> OverIllumination: OpticalPower > Threshold
    OverIllumination --> TriggerProtection: CircuitryActivated || ThermalEffect
    TriggerProtection --> LimitedSensitivityMode: SacrificialLayerActuated
    LimitedSensitivityMode --> NormalOperation: OpticalPower < Threshold (Manual Reset/Recovery)
    LimitedSensitivityMode --> FullFailure: SustainedOverload

Derivative 1.5.2: Low-Power Ambient Light Harvesting & Sensing Photodetector

  • Enabling Description: A photodetector with microstructured voids designed for extremely low-power operation, primarily for ambient light detection and ultra-long battery life in remote sensors. The microstructures are optimized for broadband, low-intensity ambient light absorption (e.g., visible and broad NIR spectrum, 400-1100 nm). The device operates at a significantly reduced reverse bias voltage (e.g., <0.5 V, or even zero bias in photovoltaic mode for self-powering), resulting in lower sensitivity and reduced bandwidth (e.g., <100 Hz), but with dramatically decreased power consumption. This low-power mode allows it to function as a simple presence sensor or for long-term light exposure monitoring without frequent battery replacement.
  • Combination Prior Art:
    1. IEEE 802.15.4 (Zigbee, Thread) for low-power wireless mesh networking.
    2. Energy harvesting circuit designs (e.g., Linear Technology LTC3108 reference designs, often supported by open-source firmware).
    3. Ambient light sensor calibration standards (e.g., CIE S 004/E-2001).
graph TD
    A[Ambient Light (Low Intensity)] --> B(Microstructured Photodetector)
    B -- Reduced Bias / PV Mode --> C[Low Sensitivity Signal Generation]
    C --> D[Ultra-Low-Power MCU]
    D --> E[Wireless Transmitter (e.g., BLE)]
    E --> F[Long-Term Sensing Data]

Derivative 1.5.3: Limited-Functionality Spectral Filter Photodetector

  • Enabling Description: A microstructured photodetector intentionally designed to be sensitive to only a specific, narrow band of wavelengths, effectively functioning as an integrated optical filter for specific applications. The microstructures (e.g., a precise arrangement of silicon pillars with specific diameters and periods) form a highly resonant absorbing mode HCG that is sharply tuned to a target wavelength (e.g., 980 nm for pump laser monitoring) while being largely transparent or reflective to all other wavelengths. This inherent spectral selectivity, built into the microstructure geometry, eliminates the need for external optical filters, simplifying the optical train. In this "limited functionality" mode, the detector provides an electrical output only when the specific target wavelength is present, ignoring broadband interference.
  • Combination Prior Art:
    1. WDM (Wavelength Division Multiplexing) standards (e.g., ITU-T G.694) for optical communications.
    2. Open-source optical filter design software (e.g., Finesse or OptiGrating, with open design repositories).
    3. Spectrometer calibration guidelines (e.g., NIST SP250-101).
graph TD
    A[Broadband Optical Input] --> B{Microstructured Photodetector (Spectrally Tuned)}
    B -- Only Target Wavelength Absorbed --> C[Electrical Signal @ Target Wavelength]
    B -- Other Wavelengths Passed/Reflected --> D[No Signal / Filtered Output]
    C --> E[Application-Specific Output]

Independent Claim 13: Photovoltaic Device with Buried Microstructured Voids

Claim 13: A photovoltaic device comprising a semiconductor material configured to convert solar radiation into direct current electricity, the semiconductor material having a plurality of voids buried therein, wherein the voids are microstructured voids and are configured to enhance absorption of the semiconductor material thereby increasing conversion efficiency of the device, and wherein the voids are sized and/or spaced apart by less than 3 microns, and are configured to alter an effective refractive index of the semiconductor material near a surface, for example to reduce reflection of incident sunlight from the device and/or increase internal reflections within the semiconductor material.


13.1. Material & Component Substitution

Derivative 13.1.1: Multi-Junction Perovskite/Silicon Tandem Cell with Phase-Change Void Fillers

  • Enabling Description: A high-efficiency tandem photovoltaic device combining a wide-bandgap perovskite top cell and a silicon bottom cell. The perovskite absorbing layer contains an array of buried microstructured voids (e.g., 100-500 nm diameter) filled with a phase-change material like vanadium dioxide (VO2) or certain polymers. These void fillers' refractive index can be dynamically tuned (e.g., by temperature or electric field) to optimize light coupling and absorption for varying solar spectra (e.g., clear sky vs. cloudy conditions) or incident angles. The silicon bottom cell also integrates buried voids to optimize its own NIR absorption. The voids are patterned to create an effective refractive index gradient that minimizes reflection at the air/perovskite interface and maximizes light funneling into both sub-cells.
  • Combination Prior Art:
    1. Perovskite-silicon tandem cell efficiency testing standards (e.g., NREL best research cell efficiencies).
    2. Open-source material databases for phase-change materials (e.g., OQMD, Materials Project).
    3. Modbus/SunSpec protocols for PV module monitoring and control.
graph TD
    A[Solar Radiation] --> B(Perovskite Top Cell)
    B -- Tunable Voids (Phase-Change Filler) --> C[Optimized Absorption & Light Funneling]
    C --> D(Silicon Bottom Cell)
    D -- Buried Voids --> E[Enhanced NIR Absorption]
    C & E --> F[DC Electricity Output]

Derivative 13.1.2: Flexible Organic PV with Aerogel-Filled Microstructured Voids

  • Enabling Description: A flexible organic photovoltaic (OPV) device suitable for roll-to-roll manufacturing. The active organic semiconductor blend (e.g., polymer-fullerene or polymer-nonfullerene) is embedded with a high density of microstructured voids (e.g., 50-800 nm average dimension). These voids are filled with a low-refractive-index, highly porous aerogel (e.g., silica aerogel) during the fabrication process. The aerogel-filled voids effectively lower the overall dielectric constant and tailor the effective refractive index of the active layer, significantly reducing reflection losses from the flexible substrate and increasing internal light scattering. This boosts the conversion efficiency of the flexible OPV, even on non-planar surfaces.
  • Combination Prior Art:
    1. Roll-to-roll manufacturing standards for flexible electronics.
    2. Open-source image analysis tools (e.g., ImageJ) for characterizing void morphology and distribution.
    3. IEC 61850 for smart grid communication, if integrated into large flexible arrays.
graph TD
    A[Solar Radiation] --> B(Flexible Substrate)
    B --> C(Organic Semiconductor Layer w/ Buried Voids)
    C -- Aerogel Filler (Low Refractive Index) --> D[Reduced Reflection & Enhanced Scattering]
    D --> E[Increased Internal Absorption]
    E --> F[Flexible Anode]
    E --> G[Flexible Cathode]
    F & G --> H[DC Electricity Output (Flexible)]

Derivative 13.1.3: Quantum Dot PV with Self-Assembled Void Superlattice

  • Enabling Description: A photovoltaic device utilizing colloidal quantum dots (QDs) as the primary light harvester, enabling broadband absorption or specific spectral tuning (e.g., for indoor light harvesting). Within the QD film, a self-assembled superlattice of microstructured voids is created (e.g., inverse opals or colloidal crystal templates resulting in periodic voids with sub-micron dimensions, 200-900 nm). These ordered voids are either air-filled or filled with a low-refractive-index polymer. The photonic bandgap or resonant light scattering properties of this void superlattice are precisely tuned to maximize light trapping and effective absorption within the quantum dot layer across a broad solar spectrum, leading to enhanced current generation and conversion efficiency.
  • Combination Prior Art:
    1. Self-assembly techniques for nanomaterials (e.g., dip coating, spin coating, convective assembly).
    2. Open-source simulation tools for photonic crystals (e.g., MPB, MIT Photonic-Bands).
    3. Open-source data formats for material properties (e.g., CIF for crystallographic data).
graph TD
    A[Solar Radiation] --> B(Quantum Dot Absorbing Layer)
    B --> C{Self-Assembled Void Superlattice}
    C -- Photonic Bandgap / Resonant Scattering --> D[Maximized Light Trapping & Absorption]
    D --> E[Electron-Hole Pair Separation]
    E --> F[Anode]
    E --> G[Cathode]
    F & G --> H[DC Electricity Output]

13.2. Operational Parameter Expansion

Derivative 13.2.1: Concentrator Photovoltaic (CPV) with Thermally Stable Voided Material

  • Enabling Description: A concentrator photovoltaic (CPV) device designed for very high irradiance levels (e.g., 500-1000 suns). The high-bandgap semiconductor PV cell (e.g., triple-junction GaAs) incorporates a dense array of buried microstructured voids (e.g., 500 nm to 2 µm diameter) within its absorber or window layers. These voids are filled with a thermally stable, low-refractive-index ceramic foam or high-temperature glass. The voids are precisely sized and spaced to reduce thermal conductivity laterally, acting as a thermal barrier, while simultaneously optimizing light trapping for the focused sunlight. This maintains device efficiency and reliability under extreme temperatures and high photon flux, preventing performance degradation from overheating.
  • Combination Prior Art:
    1. CPV module performance and reliability standards (e.g., IEC 62108).
    2. Open-source thermal simulation software (e.g., ANSYS Fluent (academic versions) or OpenFOAM for heat transfer).
    3. ASTM C177 for steady-state thermal transmission properties.
graph TD
    A[Concentrated Sunlight] --> B(High-Bandgap PV Cell)
    B -- Buried Voids (Thermally Stable Filler) --> C[Optimized Light Trapping & Reduced Lateral Thermal Conductivity]
    C --> D[Heat Sink Interface]
    C --> E[Increased Conversion Efficiency @ High Temp]
    E --> F[DC Electricity Output]

Derivative 13.2.2: Space-Qualified PV Blanket with Radiation-Hardened Void Structures

  • Enabling Description: A flexible photovoltaic blanket for space applications, requiring extreme resistance to radiation (e.g., high-energy protons, electrons) and wide temperature fluctuations (-100°C to +150°C). The semiconductor material (e.g., multi-junction InGaP/GaAs/Ge) contains buried microstructured voids (e.g., 0.5-2 µm diameter) filled with a radiation-hardened transparent polymer (e.g., polyimide-based compositions with cerium-doped silica nanoparticles). These voids enhance light absorption and critically, serve as scattering centers or sacrificial regions to mitigate radiation-induced damage to the active semiconductor material, maintaining conversion efficiency over prolonged missions. The void geometry also contributes to enhanced heat dissipation in vacuum.
  • Combination Prior Art:
    1. ESA/NASA space radiation standards and testing protocols (e.g., MIL-STD-1540).
    2. Open-source cosmic ray simulation tools (e.g., GEANT4 for particle interactions).
    3. Flexible solar array deployment mechanisms and standards (e.g., for CubeSats).
graph TD
    A[Solar Radiation (Space Environment)] --> B(Multi-Junction PV Cell)
    B -- Radiation-Hardened Void Structures --> C[Enhanced Light Trapping & Radiation Damage Mitigation]
    C --> D[Sustained Conversion Efficiency]
    D --> E[DC Electricity Output (Spacecraft)]

Derivative 13.2.3: Miniaturized PV for Implantable Medical Devices with Bio-Compatible Voided Encapsulation

  • Enabling Description: An ultra-miniaturized photovoltaic device (e.g., <1 mm^2) for powering implantable medical sensors or drug delivery systems. The silicon or organic semiconductor PV material has buried microstructured voids (e.g., 200-800 nm diameter) designed for efficient absorption of ambient light penetrating tissue or from an external transdermal light source. These voids are filled with a biocompatible, transparent polymer (e.g., parylene or medical-grade silicone) that functions as both a light-trapping structure and an encapsulation layer. The void geometry is optimized to maximize power output from low-intensity, spectrally broad light sources while ensuring long-term bio-integration and mechanical flexibility in vivo.
  • Combination Prior Art:
    1. ISO 10993 (Biological evaluation of medical devices) for biocompatibility.
    2. Open-source modeling tools for light propagation through biological tissues.
    3. Wireless power transfer standards for medical implants (e.g., Qi standard with modifications).
graph TD
    A[Ambient/Transdermal Light] --> B(Miniaturized PV Cell)
    B -- Buried Voids (Biocompatible Polymer Filler) --> C[Optimized Absorption in Low Light]
    C --> D[DC Electricity Output (Implant)]
    D --> E[Power Management for Medical Device]

13.3. Cross-Domain Application

Derivative 13.3.1: Building Integrated Photovoltaic (BIPV) Glass with Aesthetic Void Patterns

  • Enabling Description: BIPV glazing for architectural facades or skylights, where aesthetic appeal and daylighting are crucial. The transparent or semi-transparent PV material (e.g., amorphous silicon, organic PV, or perovskite) incorporates buried microstructured voids (e.g., 500 nm to 2 µm dimensions) arranged in visually appealing, non-periodic patterns (e.g., fractals, corporate logos). These voids are filled with air or a clear resin. The void patterns are optimized to selectively scatter or reflect a portion of incident sunlight (e.g., blocking direct glare) while still enhancing internal absorption for electricity generation. The altered effective refractive index of the voided material reduces overall reflectivity, creating a visually uniform appearance from different angles.
  • Combination Prior Art:
    1. Building codes and standards for glass facades (e.g., ASTM E1300, IBC).
    2. Open-source architectural design software (e.g., Blender, Grasshopper for Rhino 3D) for void pattern generation.
    3. IEC 61730 (PV Module Safety Qualification).
graph TD
    A[Sunlight (Exterior)] --> B(BIPV Glass (PV Material w/ Voids))
    B -- Aesthetic Void Patterns --> C[Selective Light Scattering / Glare Reduction]
    C --> D[Enhanced Internal Absorption]
    C --> E[Daylighting (Interior)]
    D --> F[DC Electricity Output]

Derivative 13.3.2: Electric Vehicle (EV) Body Panels with Multi-Angle Optimized PV Voids

  • Enabling Description: Photovoltaic body panels for electric vehicles, designed to maximize energy harvesting regardless of sun angle or vehicle orientation. The PV material (e.g., flexible CIGS or triple-junction GaAs) is integrated into the vehicle's composite body panels. Buried microstructured voids (e.g., 0.5-3 µm dimensions) within the PV layers are arranged in a multi-periodic or pseudo-random array. This omnidirectional void design ensures efficient light trapping and absorption across a wide range of incident light angles, from direct overhead sun to low-angle winter sun. The voids dynamically alter the effective refractive index to minimize reflection and maximize internal scattering for diffuse and direct sunlight.
  • Combination Prior Art:
    1. Automotive industry standards for exterior body panels (e.g., impact resistance, corrosion resistance).
    2. Open-source ray tracing software (e.g., POV-Ray, Mitsuba) for optimizing void geometry for varying incidence angles.
    3. SAE J1772 (EV charging connector standard) as a context for EV energy management.
graph TD
    A[Sunlight (Varying Angles)] --> B(EV Body Panel (PV Material w/ Voids))
    B -- Multi-Periodic Void Array --> C[Omnidirectional Light Trapping & Absorption]
    C --> D[Increased Energy Harvested]
    D --> E[DC Electricity to EV Battery]

Derivative 13.3.3: Remote Sensing/Drones - Ultra-Lightweight PV Film with Micro-Perforated Substrate

  • Enabling Description: An ultra-lightweight, flexible photovoltaic film for long-endurance unmanned aerial vehicles (UAVs) or stratospheric airships. The active PV layer (e.g., amorphous silicon or organic PV) is deposited on a micro-perforated polymer substrate. The perforations in the substrate are designed as through-thickness microstructured voids (e.g., 1-3 µm diameter) that extend into the PV material, acting as light-trapping structures. These voids reduce the overall weight of the PV film significantly while enhancing light absorption by increasing internal reflections. The voids are filled with air or a low-density transparent polymer, maintaining structural integrity for aerodynamic forces.
  • Combination Prior Art:
    1. Aviation regulations for UAV flight (e.g., FAA Part 107).
    2. Open-source UAV flight control software (e.g., ArduPilot, PX4).
    3. Standard formats for remote sensing data (e.g., NetCDF, HDF5).
graph TD
    A[Solar Radiation] --> B(Ultra-Lightweight PV Film)
    B -- Micro-Perforated Substrate (Voids) --> C[Reduced Weight & Enhanced Light Trapping]
    C --> D[Increased Power-to-Weight Ratio]
    D --> E[DC Electricity for Drone Propulsion/Sensors]

13.4. Integration with Emerging Tech

Derivative 13.4.1: AI-Driven Predictive Maintenance for Void-Enhanced Solar Farms

  • Enabling Description: A solar farm employing PV modules with buried microstructured voids. Drones equipped with high-resolution cameras and thermal imagers regularly survey the farm. An AI model, trained on images and performance data, analyzes the void structures within each module (e.g., detecting void degradation, localized thermal anomalies indicative of micro-cracks or delamination affecting light trapping). The AI predicts potential module failures or drops in efficiency well in advance, triggering automated maintenance schedules. This predictive capability, informed by the void microstructure, optimizes farm uptime and power output.
  • Combination Prior Art:
    1. TensorFlow or PyTorch for AI model development and deployment.
    2. MAVLink (Micro Air Vehicle Link) protocol for drone communication and control.
    3. IEC 61724 (PV System Performance Monitoring) for data collection.
graph TD
    A[PV Modules w/ Buried Voids] --> B(Drone w/ Cameras/Thermal Imagers)
    B --> C[Visual/Thermal Data (Void Structures)]
    C --> D{AI Model (Predictive Maintenance)}
    D -- Anomaly Detection / Prediction --> E[Maintenance Schedule / Alert]
    D -- Performance Optimization --> E

Derivative 13.4.2: IoT-Enabled Micro-Inverters with Void-Enhanced PV Cells

  • Enabling Description: A distributed PV system where each individual PV cell (or small string of cells) with buried microstructured voids is coupled with an IoT-enabled micro-inverter. The voids optimize light harvesting locally, increasing the efficiency of each cell. The micro-inverter, containing integrated sensors, monitors the current, voltage, temperature, and specific optical properties (e.g., effective refractive index shifts) of its associated void-enhanced PV cell in real-time. This granular data is transmitted via MQTT or CoAP to a central control platform, allowing for cell-level maximum power point tracking (MPPT), rapid fault detection, and optimized energy delivery across the entire array.
  • Combination Prior Art:
    1. MQTT (Message Queuing Telemetry Transport) or CoAP (Constrained Application Protocol) for IoT messaging.
    2. Modbus/SunSpec protocols for PV inverter communication.
    3. Open-source embedded Linux distributions (e.g., OpenWrt) on micro-inverters.
graph TD
    A[Solar Radiation] --> B(PV Cell w/ Buried Voids)
    B --> C[DC Power]
    C --> D{IoT-Enabled Micro-Inverter}
    B -- Void Data / Cell Health --> D
    D -- Real-time MPPT --> C
    D --> E[MQTT / CoAP Data to Cloud]
    E --> F[Grid AC Power]

Derivative 13.4.3: Blockchain for Carbon Credit Verification in Distributed Void-Enhanced PV Networks

  • Enabling Description: A network of distributed photovoltaic installations, where each PV module incorporates buried microstructured voids for enhanced efficiency. The energy generation data (kWh produced), along with proof of PV module authenticity (e.g., manufacturing batch ID, void microstructure characteristics), is cryptographically signed and recorded on a blockchain. This immutable ledger provides transparent, tamper-proof verification of carbon emissions reductions, allowing for automated and reliable issuance and trading of carbon credits. The void structures, acting as a unique fingerprint, ensure that only certified, high-efficiency PV modules contribute to the verifiable carbon reduction claims.
  • Combination Prior Art:
    1. Hyperledger Fabric or Corda for enterprise blockchain solutions.
    2. ISO 14064 (Greenhouse gases — Quantification and reporting) for carbon accounting.
    3. Open-source smart meter communication protocols (e.g., DLMS/COSEM).
graph TD
    A[Solar Radiation] --> B(Distributed PV Modules w/ Voids)
    B -- Power Generation Data --> C[Local Data Logger (Cryptographic)]
    B -- Module ID / Void Fingerprint --> C
    C --> D{Blockchain Network}
    D -- Verified Energy Output --> E[Carbon Credit Issuance]
    E --> F[Secure Carbon Credit Trading]

13.5. The "Inverse" or Failure Mode

Derivative 13.5.1: Controlled Degradation PV for Extended Lifetime Under Stress

  • Enabling Description: A photovoltaic device with buried microstructured voids designed for "controlled degradation" rather than catastrophic failure under extreme mechanical stress (e.g., hail impact, wind loads) or thermal cycling. The voids are engineered with internal stress-release features or filled with a material that, upon reaching a critical stress level (e.g., micro-cracking), initiates a controlled expansion or transformation. This changes the void geometry, leading to a localized reduction in conversion efficiency (e.g., by detuning the light-trapping effect or introducing scattering) but preventing further damage propagation to the entire cell. The device provides a graceful performance degradation curve, extending its operational life.
  • Combination Prior Art:
    1. IEC 61215/61646 for PV module qualification and accelerated lifetime testing.
    2. Open-source finite element analysis (FEA) software (e.g., CalculiX, FreeCAD with FEM workbench) for stress modeling.
    3. Material science databases for polymer fracture toughness.
stateDiagram
    [*] --> NormalOperation
    NormalOperation --> StressEvent: HailImpact || HighWind || ThermalShock
    StressEvent --> ControlledDegradation: VoidsMechanicallyTriggered
    ControlledDegradation --> ReducedEfficiency: LocalizedPerformanceDrop
    ReducedEfficiency --> SustainedOperation: PreventsCatastrophicFailure
    ReducedEfficiency --> EndOfLife: ContinuedDegradation

Derivative 13.5.2: Electrically Switchable Transparent PV for Smart Windows

  • Enabling Description: A photovoltaic device, functioning as a smart window, capable of dynamically switching between an electricity-generating (absorbing) mode and a transparent (low absorption) mode. The semiconductor material has buried microstructured voids filled with an electrochromic material (e.g., tungsten oxide) or a liquid crystal. By applying a low voltage, the optical properties of the void filler can be altered, changing its refractive index or absorption coefficient. In the transparent mode, the voids are tuned to minimize light trapping and reflection, allowing maximum light transmission. In the absorbing mode, the voids are tuned to enhance light absorption and internal reflection for power generation.
  • Combination Prior Art:
    1. Electrochromic device control systems (e.g., using low-power microcontrollers).
    2. Open-source building energy simulation software (e.g., EnergyPlus, OpenStudio).
    3. KNX or DALI standards for smart building automation.
stateDiagram
    [*] --> TransparentMode: LowVoltageApplied
    TransparentMode --> AbsorbingMode: HighVoltageApplied
    AbsorbingMode --> TransparentMode: LowVoltageApplied
    AbsorbingMode --> PowerGeneration: SolarRadiation
    TransparentMode --> Daylighting: SolarRadiation

Derivative 13.5.3: Emergency Backup PV with Ultra-Low Light Harvesting Capability

  • Enabling Description: A photovoltaic device specifically designed for generating minimal but critical emergency power even under extremely low light conditions (e.g., moonlight, very dim indoor lighting). The PV material (e.g., amorphous silicon or low-bandgap organic PV) contains highly optimized buried microstructured voids (e.g., densely packed, sub-wavelength dimensions) to maximize light absorption efficiency for photons in the visible-NIR spectrum at very low flux. The device operates with minimal circuitry, providing only a trickle charge to a small, dedicated emergency battery or capacitor, sufficient to power a basic indicator light or send a beacon signal. Its primary function is robust, albeit low-power, operation under adverse lighting, not high efficiency.
  • Combination Prior Art:
    1. PMIC (Power Management Integrated Circuit) designs for low-power applications.
    2. Open-source battery management system (BMS) software for small cells.
    3. ITU-R M.1371 (Global Maritime Distress and Safety System) for emergency communications context.
graph TD
    A[Ultra-Low Light (Ambient)] --> B(PV Cell w/ Hyper-Optimized Voids)
    B -- Max Absorption @ Low Flux --> C[Minimal DC Power Generation]
    C --> D[Trickle Charger]
    D --> E[Emergency Battery/Capacitor]
    E --> F[Basic Indicator / Beacon]

Independent Claim 16: Microwave Transmission Line with Dielectric-Filled Voids

Claim 16: A microwave transmission line structure comprising: a semiconductor substrate material having a plurality of high-density dielectric-filled voids configured to reduce a dielectric constant of the semiconductor substrate material; and a plurality of metallic microwave transmission lines, least one of which is positioned above the semiconductor substrate material, wherein the dielectric-filled voids are filled a material such as: nitrogen, argon, vacuum, air, helium, polymer, metal oxides, silicon dioxide, silicon nitride, calcium fluoride, or zinc oxide, and wherein the voids are further configured to reduce dispersion and reduce loss associated with the microwave transmission lines at least in part by reducing current loop flow and/or eddy currents.


16.1. Material & Component Substitution

Derivative 16.1.1: GaN HEMT MMIC with Tunable Ferroelectric Void Fillers

  • Enabling Description: A Gallium Nitride (GaN) High-Electron-Mobility Transistor (HEMT) Monolithic Microwave Integrated Circuit (MMIC) operating at millimeter-wave frequencies (e.g., 28-94 GHz). The GaN substrate, or a dielectric layer on GaN, contains high-density microstructured voids (e.g., 100 nm to 5 µm diameter) filled with a ferroelectric material (e.g., Barium Strontium Titanate - BST). The dielectric constant of the BST-filled voids can be electrically tuned via a DC bias, allowing for active, real-time impedance matching and frequency tuning of the metallic microwave transmission lines (e.e., microstrip, coplanar waveguide) fabricated above. This reduces dispersion and loss while enabling adaptive RF performance.
  • Combination Prior Art:
    1. IEEE 802.11ay (WiGig) standard for millimeter-wave wireless communication.
    2. Open-source electromagnetic simulation tools (e.g., openEMS) for RF device design.
    3. Material science databases for ferroelectric properties.
graph TD
    A[GaN HEMT MMIC Substrate] --> B{Dielectric Layer w/ Buried Voids}
    B -- Ferroelectric Filler (BST) --> C[Electrically Tunable Dielectric Constant]
    C --> D[Metallic Microwave Transmission Lines]
    D -- Active Impedance Matching --> E[Reduced Dispersion & Loss]
    E --> F[Adaptive RF Performance]

Derivative 16.1.2: SiC Power Module with Liquid Metal-Filled Cooling Channels & Voids

  • Enabling Description: A Silicon Carbide (SiC) power module operating at high frequencies and high power levels (e.g., 100 kHz to 10 MHz, kW range). The SiC substrate contains a network of buried, microstructured voids (e.g., 10-100 µm diameter channels) that act as both low-dielectric-constant regions for embedded microwave transmission lines (for gate drives or high-frequency power delivery) and as liquid metal-filled (e.g., Ga-In-Sn alloy) microfluidic cooling channels. The liquid metal provides high thermal conductivity and low electrical resistance for ground planes while the void geometry around signal lines reduces dielectric constant, eddy currents, and dispersion. This integrated thermal and electrical management system is crucial for compact, high-performance power electronics.
  • Combination Prior Art:
    1. JEDEC standards for power module packaging and reliability.
    2. Open-source CFD tools (e.g., OpenFOAM) for liquid metal cooling simulations.
    3. CAN bus for automotive power electronics communication.
graph TD
    A[SiC Substrate (Power Module)] --> B{Buried Microstructured Voids}
    B -- Liquid Metal Filler --> C[High Thermal Conductivity (Cooling) & Low Dielectric Constant (RF)]
    C --> D[Metallic Microwave Transmission Lines]
    C --> E[Microfluidic Cooling Channels]
    D & E --> F[Reduced Loss & Enhanced Thermal Management]
    F --> G[High-Frequency Power Output]

Derivative 16.1.3: Graphene Interconnects on Porous Alumina Substrate for Terahertz Applications

  • Enabling Description: A high-frequency interconnect system for terahertz (THz) applications where ultra-low loss and minimal dispersion are critical. The substrate is a high-density porous alumina ceramic, fabricated with precisely controlled, interconnected microstructured voids (e.g., 1-10 µm pore size) within its bulk. These voids are either air-filled or backfilled with a low-k polymer. Graphene transmission lines (e.g., coplanar waveguides, strip lines) are patterned directly onto this porous alumina. The reduced effective dielectric constant of the substrate due to the voids significantly minimizes THz signal attenuation and dispersion, enabling high-speed data transmission at THz frequencies. The voids also break up eddy current paths in the underlying material, further reducing losses.
  • Combination Prior Art:
    1. IEEE 802.15.3d (Wireless HD, THz extensions) as a target application.
    2. Open-source material modeling software for porous media (e.g., GeoDict (academic versions) or custom Python scripts).
    3. Raman spectroscopy for graphene quality control.
graph TD
    A[Porous Alumina Substrate] --> B{Interconnected Microstructured Voids}
    B -- Air/Low-k Polymer Filler --> C[Reduced Effective Dielectric Constant]
    C --> D[Graphene Microwave Transmission Lines]
    D -- Reduced Eddy Currents & Dispersion --> E[Ultra-Low Loss THz Interconnect]
    E --> F[THz Signal Output]

16.2. Operational Parameter Expansion

Derivative 16.2.1: Cryogenic Superconducting THz Interconnects with Vacuum-Filled Voids

  • Enabling Description: A terahertz (THz) transmission line structure designed for quantum computing or radio astronomy applications requiring operation at cryogenic temperatures (e.g., <4 K) and ultra-low loss. The semiconductor substrate (e.g., high-resistivity silicon) contains a high-density array of buried microstructured voids (e.g., 1-10 µm dimensions). These voids are evacuable to create a near-perfect vacuum (dielectric constant ~1). Superconducting metallic transmission lines (e.g., Niobium, NbN) are fabricated on or within this voided substrate. The vacuum-filled voids reduce the effective dielectric constant to nearly unity, virtually eliminating dielectric losses and dispersion at THz frequencies, while preventing eddy currents in the substrate even at high power, enabling pristine signal integrity for quantum coherence.
  • Combination Prior Art:
    1. Cryogenic engineering standards for vacuum systems and heat loads.
    2. Open-source electromagnetic solvers for superconducting circuits (e.g., Sonnet Software (academic versions) or custom Python libraries).
    3. IEEE 1906.1 (Recommended Practice for Nanoscale and Molecular-Scale Communication) for advanced interconnects.
graph TD
    A[High-Resistivity Si Substrate] --> B{Buried Microstructured Voids (Evacuable)}
    B -- Vacuum-Filled @ Cryo Temp --> C[Ultra-Low Effective Dielectric Constant (~1)]
    C --> D[Superconducting THz Transmission Lines]
    D -- Minimal Dielectric Loss & Eddy Currents --> E[Pristine THz Signal Integrity]
    E --> F[Quantum Device Interconnect]

Derivative 16.2.2: High-Power Millimeter-Wave Waveguide with Ionized Gas-Filled Voids

  • Enabling Description: A high-power millimeter-wave (mm-Wave) waveguide structure for plasma heating in fusion reactors or directed energy applications. The ceramic or high-temperature semiconductor substrate contains large-scale, interconnected microstructured voids (e.g., 100 µm to 1 mm dimensions) that are filled with a controlled, low-pressure noble gas (e.g., Argon, Xenon). When high-power RF passes, the gas within the voids can be partially ionized into a low-density plasma, whose dielectric properties (e.g., plasma frequency) can be tuned to dynamically adjust the effective dielectric constant of the waveguide. This allows for real-time control over wave propagation, reducing breakdown risk, minimizing reflection, and absorbing excessive energy by enhancing current loops/eddy currents (inverse function) or minimizing them for efficiency.
  • Combination Prior Art:
    1. ITER (International Thermonuclear Experimental Reactor) specifications for RF heating systems.
    2. Open-source plasma simulation codes (e.g., PIC codes like PSC) for gas-filled cavities.
    3. IEC 62325 for electrical power utility automation.
graph TD
    A[Ceramic/SiC Substrate] --> B{Large-Scale Voids (Ionizable Gas-Filled)}
    B -- High-Power RF Input --> C[Partial Gas Ionization]
    C -- Tunable Plasma Properties --> D[Dynamic Effective Dielectric Constant]
    D --> E[Metallic mm-Wave Waveguide]
    E -- Controlled Wave Propagation & Loss --> F[High-Power RF Delivery]

Derivative 16.2.3: Flexible Wearable Antenna with Polymer-Filled Microcavity Voids

  • Enabling Description: A flexible, conformal antenna for wearable electronics operating in the sub-6 GHz range. The flexible polymer substrate (e.g., polyimide, PDMS) incorporates an array of buried, high-density microcavity voids (e.g., 5-50 µm dimensions) filled with a low-k, elastomeric polymer. This voided structure significantly reduces the effective dielectric constant and overall weight of the flexible substrate, allowing for highly efficient, broadband antenna designs that conform to irregular surfaces. The voids minimize surface wave propagation and associated losses, crucial for efficient radiation from flexible antennas.
  • Combination Prior Art:
    1. IEEE 802.11 (Wi-Fi) and 802.15.1 (Bluetooth) standards for wireless connectivity.
    2. Open-source antenna design software (e.g., NEC2, Antenna Magus (academic versions)).
    3. ISO 18192 (Implants for surgery) for potential medical applications if biocompatible.
graph TD
    A[Flexible Polymer Substrate] --> B{Buried Microcavity Voids}
    B -- Low-k Elastomer Filler --> C[Reduced Effective Dielectric Constant & Weight]
    C --> D[Flexible Metallic Antenna Elements]
    D -- Minimized Surface Wave Losses --> E[Efficient, Conformal Wireless Communication]
    E --> F[Wearable Device Connectivity]

16.3. Cross-Domain Application

Derivative 16.3.1: Automotive Radar - Integrated Planar Antenna with Dielectric-Reduced Substrate

  • Enabling Description: An automotive radar module (e.g., 77 GHz for ADAS) integrating a planar antenna array and RF front-end on a single substrate. The high-resistivity silicon or SiGe substrate features buried microstructured voids (e.g., 10-50 µm diameter) filled with air or low-k polymer. These voids are precisely patterned beneath the antenna elements and transmission lines (e.g., patch antennas, microstrip lines) to reduce the effective dielectric constant of the substrate, minimizing signal dispersion and improving antenna efficiency and bandwidth. The void patterning also helps suppress unwanted substrate modes, leading to higher radar system performance and compactness.
  • Combination Prior Art:
    1. ISO 26262 (Functional Safety for Road Vehicles) for ADAS components.
    2. Open-source ray tracing software for radar beam pattern analysis.
    3. AUTOSAR (Automotive Open System Architecture) for embedded software.
graph TD
    A[Automotive Radar Signal] --> B(Planar Antenna Array)
    B --> C{Si/SiGe Substrate w/ Buried Voids}
    C -- Air/Low-k Filler --> D[Reduced Effective Dielectric Constant]
    D --> E[Enhanced Antenna Efficiency & Bandwidth]
    E --> F[RF Front-End Integration]
    F --> G[Processed Radar Data]

Derivative 16.3.2: Medical Imaging - High-Frequency Microwave Ablation Catheter with Localized Dielectric Control

  • Enabling Description: A flexible, miniaturized microwave ablation catheter for minimally invasive cancer treatment. The catheter's tip integrates a compact microwave antenna. The flexible dielectric substrate of the antenna and feeder lines contains localized microstructured voids (e.g., 5-50 µm dimensions) filled with a tunable dielectric material (e.g., electro-active polymer). These voids are specifically placed to control the effective dielectric constant around the radiating element, enabling dynamic steering of the microwave energy beam or optimizing impedance matching for varying tissue loads. This localized dielectric control reduces power loss in the transmission line and precisely directs energy to the target tissue, minimizing collateral damage.
  • Combination Prior Art:
    1. IEC 60601 (Medical electrical equipment safety).
    2. Open-source bio-electromagnetic simulation tools (e.g., SEMCAD X (academic versions) or custom Python scripts).
    3. DICOM (Digital Imaging and Communications in Medicine) for image guidance.
graph TD
    A[RF Generator] --> B(Flexible Catheter)
    B --> C{Microwave Antenna w/ Localized Voids}
    C -- Tunable Dielectric Filler --> D[Dynamic Beam Steering / Impedance Matching]
    D --> E[Precise Microwave Ablation]
    E --> F[Target Tissue (e.g., Tumor)]

Derivative 16.3.3: Particle Accelerators - High-Q Resonator with RF-Transparent Voided Ceramic

  • Enabling Description: A high-Q resonant cavity for particle accelerators, where vacuum compatibility and precise RF field control are critical. The cavity walls are constructed from a ceramic material (e.g., alumina, beryllia) containing high-density, interconnected microstructured voids (e.g., 10-100 µm dimensions) throughout its bulk. These voids are evacuated to create an RF-transparent effective dielectric constant near unity. This voided ceramic forms the structural integrity while allowing the RF fields within the resonator to propagate with minimal interaction with the material, maximizing the quality factor (Q) and reducing energy loss. This enables more efficient acceleration and smaller cavity footprints.
  • Combination Prior Art:
    1. CERN/DESY (European Organization for Nuclear Research/Deutsches Elektronen-Synchrotron) design guidelines for RF cavities.
    2. Open-source electromagnetic field solvers (e.g., Elmer FEM, FreeFEM++) for cavity design.
    3. EPICS (Experimental Physics and Industrial Control System) for accelerator control.
graph TD
    A[RF Power Input] --> B(RF Resonant Cavity)
    B --> C{Ceramic Walls w/ Evacuated Voids}
    C -- RF-Transparent Dielectric --> D[Maximized Quality Factor (Q)]
    D --> E[Efficient Particle Acceleration]
    E --> F[Particle Beam Output]

16.4. Integration with Emerging Tech

Derivative 16.4.1: AI-Driven Adaptive Impedance Matching for 6G Communication

  • Enabling Description: A 6G millimeter-wave transceiver where the impedance matching networks of the antenna and RF front-end are implemented using metallic transmission lines on a semiconductor substrate with dielectric-filled voids. An integrated AI neural network continuously monitors the RF environment, antenna load, and temperature. Based on this real-time data, the AI actively controls the properties of the void filler (e.g., through microfluidic injection/extraction of different dielectric liquids, or tunable ferroelectric materials as in Derivative 16.1.1). This enables dynamic, AI-driven reconfigurable impedance matching, optimizing signal transmission and reception in highly variable and complex 6G communication scenarios, mitigating interference and maximizing data rates.
  • Combination Prior Art:
    1. 3GPP (3rd Generation Partnership Project) standards for 6G research and development.
    2. TensorFlow Lite for on-device AI for real-time adaptation.
    3. OpenRAN (Open Radio Access Network) initiative for flexible and disaggregated radio networks.
graph TD
    A[6G RF Signal] --> B(MM-Wave Transceiver)
    B --> C{Transmission Lines on Voided Substrate}
    C -- Dynamic Void Filler Control --> D[Adaptive Impedance Matching]
    C -- Environmental/Load Data --> E{AI Neural Network}
    E --> C
    D --> F[Optimized Signal Tx/Rx]

Derivative 16.4.2: IoT-Enabled Remote Health Monitoring with Void-Enhanced Wireless Sensors

  • Enabling Description: A miniature, wireless IoT sensor for remote health monitoring (e.g., continuous glucose monitoring, vital signs). The sensor integrates a flexible, void-enhanced microwave transmission line structure for its embedded antenna and RF circuitry. The polymer substrate contains high-density, air-filled microcavity voids to reduce parasitic capacitance and dielectric loss, enabling ultra-low-power, efficient wireless communication (e.g., using BLE or UWB). The voids also provide mechanical flexibility. The IoT sensor wirelessly transmits physiological data to a hub, leveraging the power efficiency and compact form factor enabled by the voided transmission lines.
  • Combination Prior Art:
    1. IEEE 11073 (Medical Device Communication) standards.
    2. MQTT or CoAP for sending sensor data to a cloud platform.
    3. Open-source hardware designs for low-power IoT devices (e.g., ESP32-based platforms).
graph TD
    A[Physiological Data] --> B(IoT Wireless Sensor)
    B --> C{Flexible RF Circuitry w/ Voided Substrate}
    C -- Low-Loss & Low-Power RF --> D[Wireless Data Transmission (BLE/UWB)]
    D --> E[Remote Monitoring Hub]
    E --> F[Health Data Analysis]

Derivative 16.4.3: Blockchain-Secured RF Identification (RFID) with PUF-Embedded Void Structures

  • Enabling Description: An RFID system for high-security supply chain verification (e.g., tracking high-value goods). Each RFID tag integrates metallic microwave transmission lines on a substrate containing microstructured voids. These voids are intentionally fabricated with random or semi-random, irreproducible sub-wavelength patterns that act as Physical Unclonable Functions (PUFs). The unique microwave response (e.g., S-parameters) of each void-patterned transmission line serves as a unique cryptographic identity for the RFID tag. This unique identifier is read by an RFID reader, cryptographically signed, and recorded on a blockchain, creating an immutable, verifiable proof of authenticity for each product in the supply chain.
  • Combination Prior Art:
    1. EPCglobal (Electronic Product Code) standards for RFID.
    2. Hyperledger Fabric for supply chain traceability.
    3. IEEE 802.15.4 for low-power RF communication.
graph TD
    A[RFID Reader Query] --> B(RFID Tag w/ Voided Substrate)
    B -- Unique RF Signature (from PUF) --> C[RF Response Signal]
    C --> D{Blockchain Network}
    D -- Cryptographic Verification --> E[Immutable Product Authenticity Record]
    E --> F[Supply Chain Verification]

16.5. The "Inverse" or Failure Mode

Derivative 16.5.1: Controlled Attenuation Microwave Transmission Line for RF Power Limiting

  • Enabling Description: A microwave transmission line on a semiconductor substrate with dielectric-filled voids, designed to provide controlled attenuation or RF power limiting under specific conditions. The voids are filled with a temperature-sensitive polymer or phase-change material that, upon reaching a critical temperature (e.g., due to excessive RF power or ambient heat), rapidly increases its dielectric loss tangent or shifts its effective dielectric constant. This deliberate change causes a significant increase in signal attenuation and/or impedance mismatch in the transmission line, effectively acting as a passive RF limiter that protects sensitive downstream components from damage due to overpower conditions.
  • Combination Prior Art:
    1. IEEE P2030 (Smart Grid interoperability) for RF protection in smart grid communications.
    2. Open-source RF power measurement tools (e.g., GNU Radio-based power meters).
    3. IEC 60747 (Semiconductor devices) for reliability.
stateDiagram
    [*] --> NormalRFOperation
    NormalRFOperation --> ExcessiveRFPower: RFPower > Threshold
    ExcessiveRFPower --> VoidMaterialResponds: TempIncrease || PhaseChange
    VoidMaterialResponds --> IncreasedAttenuation: DielectricLossIncrease || ImpedanceMismatch
    IncreasedAttenuation --> ComponentProtection: PowerLimited
    IncreasedAttenuation --> NormalRFOperation: RFPower < Threshold (Cooldown)

Derivative 16.5.2: Electrically Switchable RF Absorber for Dynamic Interference Cancellation

  • Enabling Description: A microwave transmission line structure featuring voids filled with an electrically tunable lossy dielectric material (e.g., a liquid crystal loaded with carbon nanotubes, or a ferroelectric material with high tangent delta at specific bias). By applying an external control voltage, the loss characteristics of the void filler can be dynamically altered, allowing the transmission line to switch between a low-loss propagation mode and a high-loss absorbing mode. This enables active, on-chip cancellation of specific interference signals or dynamic isolation of RF blocks, reducing crosstalk and improving signal integrity in congested spectral environments without physically reconfiguring the circuit.
  • Combination Prior Art:
    1. IEEE 1900.6 (Dynamic Spectrum Access Network Interfaces).
    2. Open-source software-defined radio (SDR) platforms (e.g., GNU Radio) for dynamic spectrum sensing.
    3. JEDEC JESD204 (High Speed Serial Interface) for RF data conversion.
stateDiagram
    [*] --> LowLossMode: ControlVoltageLow
    LowLossMode --> HighLossMode: ControlVoltageHigh
    HighLossMode --> LowLossMode: ControlVoltageLow
    LowLossMode --> SignalPropagation: MinimalLoss
    HighLossMode --> SignalAbsorption: InterferenceCancelled

Derivative 16.5.3: Self-Monitoring Transmission Line for Structural Integrity

  • Enabling Description: A microwave transmission line built on a substrate with dielectric-filled voids, where certain voids are strategically infused with micro-sensors (e.g., piezoresistive elements, optical fibers) that monitor the structural integrity of the substrate. If the substrate experiences mechanical stress (e.g., bending, micro-cracks) that alters the void geometry, these embedded sensors detect the change. The sensor data triggers an alert, indicating potential degradation of the transmission line's RF performance (e.g., due to shifts in dielectric constant or eddy current paths), enabling preventative maintenance before catastrophic failure. The voids, in this case, serve as both performance enhancers and diagnostic pathways.
  • Combination Prior Art:
    1. IEEE 802.1CB (Frame Replication and Elimination for Reliability) for network resilience.
    2. Open-source data acquisition (DAQ) software (e.g., LabVIEW (academic versions), Python with PyDAQmx).
    3. IoT sensor data fusion algorithms.
graph TD
    A[Transmission Line on Voided Substrate] --> B{Embedded Micro-Sensors in Voids}
    B -- Structural Stress --> C[Sensor Data Change]
    C --> D{Diagnostic Circuitry}
    D -- Alert Triggered --> E[Potential Performance Degradation]
    E --> F[Preventative Maintenance Action]

Independent Claim 17: Optical Waveguide Structure with Microstructured Voids

Claim 17: An optical waveguide structure comprising: an optical mode region; and a supporting semiconductor material adjacent to the optical mode region, wherein the supporting material includes a plurality of microstructured voids that are configured to alter an effective index of refraction of the supporting material based on the size, shape, density, etc. of the microstructured voids.


17.1. Material & Component Substitution

Derivative 17.1.1: Silicon Nitride Waveguide with Graphene-Enhanced Electro-Optic Void Modulators

  • Enabling Description: An optical waveguide where the optical mode region is formed by a silicon nitride (SiN) core, known for its broad transparency. The supporting semiconductor material adjacent to the SiN core contains a periodic array of microstructured voids (e.g., 50-300 nm diameter) that are partially filled with graphene. By applying a control voltage across the graphene within the voids, its Fermi level can be tuned, altering its interband absorption and refractive index (via Kramers-Kronig relations). This allows for active modulation of the effective refractive index of the supporting material, enabling high-speed electro-optic modulation (e.g., 100 GHz) or tunable optical filtering within the waveguide.
  • Combination Prior Art:
    1. IEEE P2816 (Optical Network On-Chip Interconnects) for data center photonics.
    2. Open-source material science software for graphene electronic structure calculations (e.g., Quantum ESPRESSO, VASP (academic versions)).
    3. Silicon Photonics foundry process design kits (PDKs) for SiN integration.
graph TD
    A[Optical Input Signal] --> B(SiN Optical Mode Region)
    B --> C{Supporting Material w/ Graphene-Filled Voids}
    C -- Electrical Control Voltage --> D[Tunable Effective Refractive Index]
    D --> E[High-Speed Electro-Optic Modulation]
    E --> F[Modulated Optical Output]

Derivative 17.1.2: Chalcogenide Glass Waveguide with Photo-Responsive Polymer Void Fillers

  • Enabling Description: An optical waveguide utilizing a chalcogenide glass (e.g., As2S3) as the optical mode region, specifically for mid-infrared (MIR) applications (e.g., 2-12 µm). The surrounding supporting material (e.g., a lower index chalcogenide glass or polymer) incorporates microstructured voids (e.g., 0.5-5 µm diameter) filled with a photo-responsive polymer. Upon exposure to a specific control wavelength of light (e.g., UV), the polymer's refractive index changes irreversibly or reversibly. This allows for all-optical, reconfigurable waveguide routing, tunable couplers, or persistent optical memories by modifying the effective refractive index profile of the supporting material.
  • Combination Prior Art:
    1. MIR spectroscopy standards for chemical sensing applications.
    2. Open-source simulation tools for polymer photochemistry.
    3. IEC 62153 (Metallic communication cable test methods).
graph TD
    A[MIR Optical Input] --> B(Chalcogenide Glass Waveguide)
    B --> C{Supporting Material w/ Photo-Responsive Voids}
    C -- Control Light (UV) --> D[Altered Effective Refractive Index]
    D --> E[Reconfigurable Optical Routing / Filtering]
    E --> F[Modified MIR Optical Output]

Derivative 17.1.3: All-Polymer Waveguide with Electromechanically Tunable Micro-Air Gaps

  • Enabling Description: An all-polymer optical waveguide (e.g., PMMA or SU-8 core) integrated onto a flexible polymer substrate. The supporting polymer material around the core contains an array of micro-air gaps (e.g., 200 nm to 1 µm dimensions) that are electromechanically tunable. MEMS-actuated structures (e.g., micro-cantilevers or membranes) within the polymer locally deform, changing the size and shape of the air gaps. This actively alters the effective refractive index of the supporting material, enabling dynamic tuning of waveguide properties, such as variable optical attenuators, phase shifters, or beam deflectors, particularly useful in flexible photonics.
  • Combination Prior Art:
    1. ISO 10303 (STEP) for CAD data exchange in micro-electromechanical systems (MEMS).
    2. Open-source finite element analysis (FEA) for MEMS design (e.g., COMSOL Multiphysics (academic versions) or FreeCAD with FEM).
    3. IEEE 802.3 (Ethernet) for high-speed data transmission contexts.
graph TD
    A[Optical Input] --> B(Polymer Waveguide Core)
    B --> C{Supporting Polymer w/ Electromechanically Tunable Air Gaps}
    C -- Electrical Actuation (MEMS) --> D[Dynamic Effective Refractive Index]
    D --> E[Tunable Waveguide Function (e.g., Attenuator, Phase Shifter)]
    E --> F[Controlled Optical Output]

17.2. Operational Parameter Expansion

Derivative 17.2.1: Ultra-Broadband Dispersion-Compensating Waveguide with Chirped Void Lattice

  • Enabling Description: An optical waveguide designed for ultra-broadband, ultrafast pulse propagation (e.g., femtosecond pulses across 1.2-1.7 µm) by actively compensating for chromatic dispersion. The supporting semiconductor material (e.g., silicon) adjacent to the waveguide core (e.g., silicon or SiN) incorporates a chirped photonic crystal-like lattice of microstructured voids. The size, shape, and spacing of these voids vary gradually along the propagation direction (e.g., 300 nm to 1 µm period, with 10-50 nm chirps), creating a spatially varying effective refractive index profile. This tailored void lattice generates a controlled group velocity dispersion (GVD) that precisely compensates for the material dispersion, enabling distortion-free pulse transmission over long on-chip distances.
  • Combination Prior Art:
    1. IEEE P802.3ck (100 Gb/s, 200 Gb/s, and 400 Gb/s Ethernet).
    2. Open-source FDTD (Finite-Difference Time-Domain) software (e.g., MEEP, Tidy3D (academic versions)) for dispersion engineering.
    3. Python scientific libraries (e.g., NumPy, SciPy) for numerical analysis of dispersion profiles.
graph TD
    A[Ultrafast Optical Pulse Input] --> B(Waveguide Core)
    B --> C{Supporting Material w/ Chirped Void Lattice}
    C -- Spatially Varying Effective Index --> D[Controlled Group Velocity Dispersion (GVD)]
    D --> E[Dispersion Compensation]
    E --> F[Distortion-Free Optical Pulse Output]

Derivative 17.2.2: High-Power Laser Delivery Waveguide with Thermally Insulating Void Cladding

  • Enabling Description: An optical waveguide for high-power laser delivery (e.g., >100 W continuous wave) in industrial or medical applications. The waveguide core (e.g., fused silica, sapphire) is surrounded by a supporting material (e.g., silicon or ceramic) containing a dense, uniform array of buried microstructured voids (e.g., 1-5 µm diameter). These voids are air-filled or filled with an insulating aerogel. The primary function of this voided cladding is to significantly reduce the thermal conductivity of the supporting material, acting as a robust thermal insulator. This prevents heat generated by laser absorption or scattering in the core from escaping or affecting surrounding components, allowing for higher power transmission and maintaining optical performance under extreme thermal loads.
  • Combination Prior Art:
    1. IEC 60825 (Safety of Laser Products).
    2. Open-source thermal management software (e.g., OpenFOAM) for heat flow simulation in waveguides.
    3. Industrial communication protocols (e.g., EtherCAT, PROFINET) for laser control.
graph TD
    A[High-Power Laser Input] --> B(Waveguide Core)
    B --> C{Supporting Material w/ Thermally Insulating Voids}
    C -- Reduced Thermal Conductivity --> D[Thermal Isolation of Core]
    D --> E[Stable High-Power Optical Transmission]
    E --> F[Delivered High-Power Laser]

Derivative 17.2.3: Quantum Optical Circuit with Cryogenic-Optimized Void Cladding

  • Enabling Description: An integrated optical circuit for quantum computing or quantum communications, operating at millikelvin (mK) temperatures. The silicon waveguide core is surrounded by a supporting silicon material incorporating microstructured voids (e.g., 50-200 nm diameter). These voids are designed to be vacuum-filled during cryogenic operation. The vacuum voids create an ultralow effective refractive index cladding, maximizing optical confinement and minimizing photon loss due to material absorption or scattering at mK temperatures. Furthermore, the voids suppress parasitic thermal conduction from the cladding to the superconducting quantum elements, crucial for maintaining quantum coherence and fidelity.
  • Combination Prior Art:
    1. NIST (National Institute of Standards and Technology) standards for cryogenic measurements.
    2. Open-source quantum optics simulation software (e.g., QuTiP, Perceval).
    3. IEEE 802.3df (800Gb/s Ethernet) for high-speed interconnects (though for quantum this is different).
graph TD
    A[Quantum Photons Input] --> B(Si Waveguide Core)
    B --> C{Supporting Si w/ Vacuum-Filled Voids (Cryogenic)}
    C -- Ultra-low Effective Index & Thermal Isolation --> D[Maximized Optical Confinement & Coherence]
    D --> E[Quantum Optical Processing / Qubit Interconnect]
    E --> F[Quantum Photons Output]

17.3. Cross-Domain Application

Derivative 17.3.1: Biomedical Sensing - Lab-on-a-Chip Waveguide with Evanescent Field Enhancing Voids

  • Enabling Description: A lab-on-a-chip platform for highly sensitive biochemical sensing. The core of the optical waveguide (e.g., SiN, polymer) is adjacent to a microfluidic channel. The supporting material beneath the waveguide core contains an array of microstructured voids (e.g., 200-800 nm diameter) designed to create a strong evanescent field extending into the microfluidic channel. By precisely tuning the void geometry, the effective refractive index of the supporting layer is engineered to maximize the overlap of the evanescent wave with analytes flowing through the channel, significantly enhancing sensor sensitivity for detection of biomarkers, pathogens, or chemical agents.
  • Combination Prior Art:
    1. ISO 13485 (Medical devices — Quality management systems).
    2. Open-source microfluidic simulation tools (e.g., OpenFOAM, COMSOL Multiphysics (academic versions)).
    3. LOINC (Logical Observation Identifiers Names and Codes) for lab test results.
graph TD
    A[Optical Input (Waveguide)] --> B(Waveguide Core)
    B -- Evanescent Field --> C(Microfluidic Channel w/ Analytes)
    B --> D{Supporting Material w/ Evanescent Field Enhancing Voids}
    D -- Engineered Effective Index --> C
    C -- Analyte Interaction --> E[Altered Optical Output]
    E --> F[Biochemical Detection]

Derivative 17.3.2: Data Centers - High-Density Silicon Photonics Interconnect with Voided Routing Layers

  • Enabling Description: A high-density silicon photonics integrated circuit for ultra-fast data center interconnects (e.g., 800 Gb/s per fiber). The chip contains numerous silicon waveguides for data transmission. The routing layers between different functional blocks (e.g., modulators, detectors, switches) employ supporting silicon material with arrays of microstructured voids (e.g., 500 nm to 2 µm dimensions). These voids are engineered to create low-loss waveguide crossings, compact bends, and efficient mode converters by precisely controlling the effective refractive index in complex routing regions. The voids allow for higher integration density by reducing crosstalk between adjacent waveguides and minimizing loss in intricate optical pathways.
  • Combination Prior Art:
    1. Optical Internetworking Forum (OIF) standards for optical module interfaces.
    2. Open-source layout and design automation tools for silicon photonics (e.g., PhoeniX Software OptoDesigner (academic versions), KLayout).
    3. PCIe (Peripheral Component Interconnect Express) for high-speed electrical interconnects (as an analog).
graph TD
    A[Optical Input (Chip)] --> B(Silicon Waveguides)
    B --> C{Voided Routing Layers}
    C -- Engineered Effective Index for Routing --> D[Low-Loss Crossings & Bends]
    D --> E[High-Density Optical Interconnect]
    E --> F[Optical Output (Chip)]

Derivative 17.3.3: Augmented Reality (AR) Displays - Waveguide Combiner with Dynamic Void Patterns

  • Enabling Description: An AR waveguide display system where images are projected into the user's eye via a transparent optical waveguide. The waveguide's substrate (e.g., glass, polymer) contains buried microstructured voids (e.g., 100 nm to 1 µm dimensions) filled with a tunable liquid crystal or electro-optic polymer. These voids are dynamically reconfigurable, forming a reconfigurable diffractive optical element (DOE) or grating. By electronically changing the void properties, the effective refractive index of the supporting material is altered, allowing for dynamic adjustment of the projected image's focal plane, virtual object depth, or beam steering for expanded field of view.
  • Combination Prior Art:
    1. OpenXR (Open and royalty-free standard for VR/AR platforms).
    2. Open-source display rendering engines (e.g., Unity/Unreal Engine with open-source AR SDKs).
    3. IEEE 802.1Q (Virtual LANs) for managing data streams.
graph TD
    A[Image Projector] --> B(AR Waveguide Combiner)
    B --> C{Waveguide Substrate w/ Dynamic Void Patterns}
    C -- Electrical Control --> D[Reconfigurable Diffractive / Grating Element]
    D --> E[Dynamic Focal Plane / Beam Steering]
    E --> F[Augmented View to Eye]

17.4. Integration with Emerging Tech

Derivative 17.4.1: AI-Optimized Adaptive Waveguide for Variable Environment Sensing

  • Enabling Description: An optical waveguide used in environmental sensing (e.g., detecting pollutants, temperature, humidity) where the surrounding supporting material includes microstructured voids. An integrated AI model analyzes real-time sensor data (e.g., environmental parameters, optical signal quality). Based on this, the AI optimizes the properties of the void filler (e.g., dynamically changing refractive index of liquid crystal, or controlling microfluidic injection of different dielectric fluids into voids). This allows the AI to adaptively tune the effective refractive index of the supporting material, maintaining optimal waveguide performance (e.g., minimal loss, maximal sensitivity to target analyte) under varying environmental conditions or dynamically switching to detect different analytes.
  • Combination Prior Art:
    1. TensorFlow Lite for embedded AI on sensing nodes.
    2. MQTT for transmitting sensor data to a central AI processing unit.
    3. Open-source environmental monitoring platforms (e.g., OpenAQ, PurpleAir with open APIs).
graph TD
    A[Optical Input (Sensor)] --> B(Waveguide w/ Void-Enhanced Supporting Material)
    B -- Environmental Data --> C{AI Optimization Engine}
    C -- Real-time Optical Performance --> C
    C -- Control Signal --> D[Dynamic Void Filler Property Adjustment]
    D --> B
    B --> E[Optimized Optical Output (Analyte Detection)]

Derivative 17.4.2: IoT-Enabled Photonic Sensor Network with Void-Enhanced Waveguides

  • Enabling Description: A distributed network of IoT photonic sensors for large-scale infrastructure monitoring (e.g., structural health of bridges, pipeline leaks). Each sensor integrates a void-enhanced optical waveguide, where the voids in the supporting material are designed to enhance sensitivity to external physical changes (e.g., strain, temperature, pressure) by altering the waveguide's effective refractive index and thus its optical transmission characteristics. The waveguide is coupled to a low-power photodetector, and the processed optical signal data is transmitted wirelessly via a LoRaWAN or NB-IoT (Narrowband IoT) module. The voided waveguides enable robust, compact, and energy-efficient photonic sensing nodes.
  • Combination Prior Art:
    1. LoRaWAN or NB-IoT (3GPP standard) for wide-area IoT connectivity.
    2. IEEE 802.15.4 for local sensor networking.
    3. Grafana/Prometheus for open-source time-series data visualization and monitoring.
graph TD
    A[Environmental Stimulus (e.g., Strain)] --> B(Void-Enhanced Waveguide Sensor)
    B --> C[Optical Signal Change]
    C --> D[Low-Power Photodetector]
    D --> E[IoT Communication Module (LoRaWAN/NB-IoT)]
    E --> F[Wireless Data Transmission to Cloud]
    F --> G[Infrastructure Monitoring Dashboard]

Derivative 17.4.3: Blockchain-Secured Quantum Key Distribution (QKD) using Void-Enhanced Waveguides

  • Enabling Description: A quantum key distribution (QKD) system utilizing integrated photonic circuits with void-enhanced optical waveguides for transmitting quantum states (e.g., single photons). The voids in the supporting material are designed to minimize photon loss and scattering, crucial for maintaining quantum coherence over longer propagation distances on-chip. The unique, irreproducible microscopic defects or engineered patterns within the void structures (PUFs) are used to generate a unique "fingerprint" for each photonic chip. This fingerprint is cryptographically linked to the QKD process and recorded on a blockchain, providing an immutable audit trail and verifiable proof of hardware authenticity for secure quantum communication.
  • Combination Prior Art:
    1. ETSI GS QKD (Quantum Key Distribution) standards.
    2. Hyperledger Fabric for secure supply chain and audit trails.
    3. Open-source QKD software implementations (e.g., OpenQKD, SeQureNet).
graph TD
    A[Quantum State Input (Qubit)] --> B(Void-Enhanced Waveguide)
    B -- Minimized Loss & Max Coherence --> C[Quantum State Output]
    C --> D[QKD Receiver]
    B -- Waveguide PUF --> E[Hardware Authenticity Fingerprint]
    E --> F{Blockchain Ledger}
    D & F --> G[Secure Key Establishment & Verification]

Independent Claim 18: Heat Exchanger System with Buried Voids

Claim 18: A heat exchanger system comprising: a heat generating device; a heat sink configured to dissipate heat to a surrounding medium; and an intermediate material mounted between the heat generating device and the heat sink, wherein the intermediate material includes a plurality of buried voids configured to effect thermal conductivity of the intermediate material, wherein some of the buried voids are filled with thermally conductive material and others are filled with a thermally isolating material, the two types of voids being positioned to conduct heat from the heat generating device to the heat sink and to reduce thermal cross talk with other heat sensitive devices mounted on the intermediate material.


18.1. Material & Component Substitution

Derivative 18.1.1: GaN HEMT Module with Liquid Metal-Filled Micro-Channels & Vacuum Voids

  • Enabling Description: A heat exchanger system for a high-power Gallium Nitride (GaN) HEMT power module. The heat-generating GaN device is bonded to a silicon or SiC intermediate substrate. This intermediate substrate contains buried microstructured channels (e.g., 50-200 µm wide) filled with a liquid metal alloy (e.g., Galinstan) forming highly conductive heat pathways. Simultaneously, interspersed between these conductive channels are smaller, encapsulated micro-voids (e.g., 10-50 µm diameter) that are evacuated (vacuum-filled). The liquid metal channels efficiently transfer heat to a macro-scale heat sink, while the vacuum voids provide localized thermal isolation to sensitive control circuitry integrated on the same substrate, drastically reducing thermal crosstalk.
  • Combination Prior Art:
    1. JEDEC standards for power semiconductor thermal resistance.
    2. Open-source computational fluid dynamics (CFD) software (e.g., OpenFOAM) for liquid metal heat transfer.
    3. IEEE 802.3bt (Power over Ethernet Plus Plus) as an application context.
graph TD
    A[GaN HEMT Device (Heat Gen)] --> B(Intermediate Substrate)
    B -- Liquid Metal-Filled Channels --> C[High Thermal Conductivity Path]
    B -- Vacuum-Filled Voids --> D[Localized Thermal Isolation]
    C --> E[Heat Sink]
    D --> F[Sensitive Control Circuitry]
    E --> G[Heat Dissipation]
    F -- Reduced Thermal Crosstalk --> F

Derivative 18.1.2: High-Density CPU with Graphene-Composite Micro-Fin Array and Aerogel Voids

  • Enabling Description: A heat exchanger system for a high-density CPU (central processing unit). The intermediate material is a graphene-polymer composite, featuring a micro-fin array structure (e.g., 10-50 µm fin width, 100-500 µm height) extending towards the heat sink. Within the base of this composite and strategically placed around thermally sensitive areas of the CPU, are buried microstructured voids (e.g., 20-100 µm diameter) filled with a low-density silica aerogel. The graphene micro-fins provide highly efficient anisotropic heat conduction to the heat sink, while the aerogel voids act as thermal breaks, preventing heat spreading to critical adjacent components (e.g., memory controllers, voltage regulators), thereby reducing thermal crosstalk and improving overall system stability.
  • Combination Prior Art:
    1. JEDEC JESD51 (Thermal Measurement Methodologies for Semiconductor Devices).
    2. Open-source thermal analysis software (e.g., COMSOL Multiphysics (academic versions) or custom Python scripts for finite element analysis).
    3. ATX/ITX motherboard form factor standards.
graph TD
    A[CPU (Heat Generating)] --> B(Graphene Composite Intermediate)
    B -- Graphene Micro-Fin Array --> C[Anisotropic High Thermal Conduction]
    B -- Aerogel-Filled Voids --> D[Localized Thermal Isolation]
    C --> E[Heat Sink]
    D --> F[Sensitive CPU Peripherals]
    E --> G[Heat Dissipation]
    F -- Reduced Thermal Crosstalk --> F

Derivative 18.1.3: Cryogenic Sensor Array with Superconducting Heat Pipes and Vacuum-Insulated Micro-Cavities

  • Enabling Description: A heat exchanger system for a cryogenic sensor array (e.g., for radio astronomy or quantum computing) operating at very low temperatures (e.g., <1 K). The heat-generating sensor elements are connected to a central cryogenic heat sink via an intermediate material. This material incorporates buried micro-scale superconducting heat pipes (e.g., 100-500 µm diameter, filled with liquid helium or specific cryogens in a wick structure) forming highly efficient conductive pathways. Surrounding these heat pipes, and isolating individual sensor elements, are high-density micro-cavities that are evacuated to a hard vacuum. The superconducting heat pipes rapidly transfer generated heat away, while the vacuum micro-cavities provide extreme thermal isolation, preventing heat leaks and crosstalk between adjacent, highly sensitive cryogenic sensors.
  • Combination Prior Art:
    1. ISO 21008 (Cryogenic vessels — Static vacuum insulated vessels).
    2. Open-source thermodynamic simulation software (e.g., Aspen HYSYS (academic versions) or custom Python libraries for cryogenics).
    3. NIST Cryogenic Metrology standards.
graph TD
    A[Cryogenic Sensor (Heat Gen)] --> B(Intermediate Material)
    B -- Superconducting Heat Pipes --> C[Ultra-Efficient Heat Conduction]
    B -- Vacuum-Insulated Micro-Cavities --> D[Extreme Thermal Isolation]
    C --> E[Cryogenic Heat Sink]
    D --> F[Adjacent Cryo Sensors]
    E --> G[Heat Dissipation @ Low Temp]
    F -- Reduced Thermal Crosstalk --> F

18.2. Operational Parameter Expansion

Derivative 18.2.1: Fusion Reactor First Wall Cooling with Plasma-Filled Voids for Adaptive Conductivity

  • Enabling Description: A heat exchanger system for the "first wall" of a fusion reactor, experiencing extreme heat fluxes (e.g., MW/m^2). The intermediate material in the first wall structure contains buried, interconnected voids (e.g., 1-10 mm dimensions) filled with a controlled, low-density plasma (e.g., Hydrogen, Deuterium). The thermal conductivity of this plasma can be adaptively tuned by external electromagnetic fields or by controlling the plasma density. This allows for dynamic regulation of heat transfer from the hot plasma-facing surface to the coolant channels, maintaining optimal wall temperature, preventing material degradation, and reducing thermal shock during transient fusion events. The voids also act as sacrificial layers, absorbing initial high-energy particle impacts.
  • Combination Prior Art:
    1. ITER (International Thermonuclear Experimental Reactor) material and design specifications.
    2. Open-source plasma transport simulation codes (e.g., SOLPS, GBD).
    3. IEC 62325 for power utility automation.
graph TD
    A[Fusion Reactor Plasma (Extreme Heat)] --> B(First Wall Intermediate Material)
    B -- Plasma-Filled Voids --> C[Adaptive Thermal Conductivity (EM Field/Density Control)]
    C --> D[Coolant Channels]
    C --> E[Optimal Wall Temperature Regulation]
    E --> F[Reduced Material Degradation]

Derivative 18.2.2: Spacecraft Re-entry Heat Shield with Ablative/Porous Void Structures

  • Enabling Description: A heat exchanger system for a spacecraft re-entry heat shield. The intermediate ablative material (e.g., PICA, carbon-phenolic composite) contains a graded distribution of buried microstructured voids (e.g., 10 µm to 1 mm diameter). Near the outer surface, voids are filled with a high-temperature ablative polymer that gasifies and carries heat away during re-entry. Deeper within the shield, voids are air-filled or filled with ceramic foam, providing extreme thermal isolation. The void geometry and filler materials are optimized to manage the extreme temperature gradients and heat fluxes during re-entry, providing controlled thermal diffusion and preventing heat penetration to the spacecraft's interior.
  • Combination Prior Art:
    1. NASA/ESA standards for re-entry vehicle thermal protection systems.
    2. Open-source CFD codes (e.g., DLR Tau, SU2) for hypersonic flow and ablation modeling.
    3. Spacecraft telemetry and data acquisition standards (e.g., CCSDS).
graph TD
    A[Re-entry Plasma (Extreme Heat Flux)] --> B(Ablative Heat Shield)
    B -- Surface Voids (Ablative Filler) --> C[Heat Absorption & Mass Loss]
    B -- Deep Voids (Insulating Filler) --> D[Thermal Isolation]
    C & D --> E[Controlled Heat Diffusion]
    E --> F[Protected Spacecraft Interior]

Derivative 18.2.3: Thermoelectric Generator (TEG) with Void-Optimized Thermal Gradients

  • Enabling Description: A thermoelectric generator (TEG) system designed for efficient waste heat recovery. The intermediate material, positioned between the hot and cold sides of the TEG, comprises a semiconductor (e.g., Bi2Te3, SiGe) with buried microstructured voids. These voids are selectively filled: some with a low-thermal-conductivity material (e.g., aerogel, vacuum) to enhance the thermal gradient across the TEG legs, and others with a high-thermal-conductivity material (e.g., metallic nanowires, graphene) to guide heat away from sensitive regions. This optimized void distribution maximizes the Seebeck effect and overall conversion efficiency by creating sharp, stable thermal gradients while minimizing parasitic heat losses.
  • Combination Prior Art:
    1. IEC 62282 (Fuel cell technologies) for energy conversion.
    2. Open-source DFT (Density Functional Theory) software (e.g., VASP, Quantum ESPRESSO) for material thermal properties.
    3. Modbus for TEG monitoring in industrial settings.
graph TD
    A[Hot Source (Waste Heat)] --> B(Intermediate Material w/ Voids)
    B -- Isolating Voids --> C[Enhanced Thermal Gradient]
    B -- Conductive Voids --> D[Guided Heat Flow]
    C & D --> E[Thermoelectric Conversion (TEG)]
    E --> F[Electrical Power Output]
    F --> G[Cold Sink]

18.3. Cross-Domain Application

Derivative 18.3.1: Cryogenics - Multi-Layer Insulation (MLI) with Graded Void Spacing

  • Enabling Description: Multi-Layer Insulation (MLI) for cryogenic storage vessels (e.g., liquid hydrogen tanks). The MLI sheets are constructed from a polymer film with arrays of buried microstructured voids. The voids are filled with a low-pressure inert gas (e.g., Helium) or are evacuated. The spacing and density of these voids are graded across the thickness of the MLI stack. Closer to the warm outer surface, voids are denser and smaller, acting as a stronger thermal barrier. Closer to the cold inner surface, voids are larger and less dense, minimizing solid conduction paths while retaining insulating properties. This graded void structure minimizes radiative and conductive heat leaks, dramatically improving the insulation performance of MLI.
  • Combination Prior Art:
    1. ISO 21008 (Cryogenic vessels) for insulation performance.
    2. Open-source radiative transfer codes (e.g., DISORT, libRadtran) for MLI optimization.
    3. SCADA (Supervisory Control and Data Acquisition) systems for tank monitoring.
graph TD
    A[Warm Outer Surface] --> B(MLI Layer 1 w/ Dense Voids)
    B --> C(MLI Layer 2 w/ Graded Voids)
    C --> D(MLI Layer N w/ Sparse Voids)
    D --> E[Cold Inner Surface]
    B & C & D -- Graded Void Insulation --> F[Minimized Heat Leak]
    F --> G[Cryogen Preservation]

Derivative 18.3.2: Wearable Electronics - Flexible Thermal Management Layer with Switchable Voids

  • Enabling Description: A flexible thermal management layer for wearable electronic devices (e.g., smartwatches, VR headsets). The polymer intermediate material contains buried microstructured voids, some filled with a low-melting-point paraffin wax (thermally conductive when liquid, insulating when solid) and others with encapsulated air. A micro-heater grid selectively melts the wax in specific void regions to create dynamic, high-conductivity pathways, directing heat away from hotspots to cooler areas or a flexible heat sink. Conversely, air-filled voids provide constant insulation. This allows for adaptive thermal comfort for the user and prevents localized overheating of skin or components.
  • Combination Prior Art:
    1. IEEE 11073 (Medical Device Communication) for wearable health sensors.
    2. Open-source thermal interface material (TIM) characterization techniques.
    3. Bluetooth Low Energy (BLE) for wireless control and data transmission.
graph TD
    A[Wearable Device Hotspot] --> B(Flexible Intermediate Material)
    B -- Wax-Filled Voids (Switchable) --> C[Dynamic Heat Conduction]
    B -- Air-Filled Voids --> D[Constant Thermal Isolation]
    C --> E[Flexible Heat Sink / Cooler Area]
    D --> F[User Skin / Sensitive Component]
    E --> G[Heat Dissipation]
    F -- Adaptive Thermal Comfort --> F

Derivative 18.3.3: Automotive Battery Thermal Management with Phase-Change Void Barriers

  • Enabling Description: A thermal management system for high-performance automotive battery packs. The intermediate material between individual battery cells (or modules) comprises a polymer matrix with buried microstructured voids. Some voids are filled with a phase-change material (PCM, e.g., paraffin wax or salt hydrates) with a melting point near the optimal operating temperature of the battery cells. These PCM-filled voids absorb latent heat during phase change, providing passive cooling during peak discharge. Other voids are air-filled and strategically positioned as thermal barriers to prevent thermal runaway propagation from one cell to adjacent ones. This hybrid void structure optimizes cooling while enhancing safety.
  • Combination Prior Art:
    1. SAE J2464 (Electric and Hybrid Electric Vehicle Rechargeable Energy Storage System Safety and Abuse Testing).
    2. Open-source battery modeling software (e.g., DUALFOIL, PyBaMM) for thermal behavior.
    3. CAN bus for battery management system (BMS) communication.
graph TD
    A[Battery Cell (Heat Generating)] --> B(Intermediate Material w/ Voids)
    B -- PCM-Filled Voids --> C[Passive Cooling (Latent Heat Absorption)]
    B -- Air-Filled Voids --> D[Thermal Runaway Barrier]
    C --> E[Optimal Battery Operating Temp]
    D --> F[Adjacent Battery Cells]
    E --> G[Enhanced Battery Performance & Safety]
    F -- Reduced Thermal Propagation --> F

18.4. Integration with Emerging Tech

Derivative 18.4.1: AI-Driven Adaptive Thermal Management for Data Center Servers

  • Enabling Description: A heat exchanger system for data center servers where the intermediate material between high-power CPUs/GPUs and cold plates contains buried microstructured voids. These voids are filled with smart materials (e.g., electro-rheological fluids, active phase-change materials) whose thermal conductivity can be dynamically altered. An AI controller, continuously monitoring core temperatures, workload, and ambient conditions, predicts thermal demands. The AI then sends control signals to reconfigure the thermal properties of the void-filling materials (e.g., applying an electric field to change fluid viscosity, inducing a phase change), creating adaptive thermal pathways. This dynamic control optimizes heat removal efficiency and reduces energy consumption for cooling.
  • Combination Prior Art:
    1. Open Compute Project (OCP) standards for data center hardware.
    2. Kubernetes for container orchestration and workload management.
    3. TensorFlow for AI model deployment for thermal prediction.
graph TD
    A[CPU/GPU (Heat Gen)] --> B(Intermediate w/ Smart Void Fillers)
    B -- Real-time Temp/Workload Data --> C{AI Thermal Controller}
    C -- Predicted Thermal Demand --> C
    C -- Control Signal --> D[Dynamic Void Filler Property Change]
    D --> B
    B --> E[Cold Plate / Heat Sink]
    E --> F[Optimized Heat Dissipation]

Derivative 18.4.2: IoT-Monitored Smart Packaging with Void-Based Thermal Loggers

  • Enabling Description: Smart packaging for temperature-sensitive goods (e.g., pharmaceuticals, perishable foods). The packaging material includes an intermediate layer with buried microstructured voids. Some voids are filled with thermally conductive materials (e.g., metallic nanoparticles in a polymer), and others with thermally isolating materials (e.g., air, aerogel). Integrated IoT temperature sensors within the voided layer, connected via NFC or BLE, log granular temperature profiles during transit. These voids are also designed such that their geometric integrity or filler state changes irreversibly if a critical temperature threshold is breached, providing a physical "thermal fingerprint" that can be read optically, verifying proper temperature handling.
  • Combination Prior Art:
    1. GS1 standards for supply chain data exchange.
    2. MQTT for real-time temperature telemetry.
    3. EPCIS (Electronic Product Code Information Services) for event tracking.
graph TD
    A[Temperature-Sensitive Goods] --> B(Smart Packaging w/ Voided Layer)
    B --> C[IoT Temp Sensors in Voids]
    C --> D[NFC/BLE Logger]
    D --> E[Wireless Data to Cloud]
    B -- Void State Change @ Threshold --> F[Physical Thermal Fingerprint]
    E & F --> G[Supply Chain Temperature Verification]

Derivative 18.4.3: Blockchain-Verified Cold Chain Logistics with Void-Integrated Thermal Markers

  • Enabling Description: A cold chain logistics system for high-value biologicals or vaccines. Pallets or individual containers are lined with an intermediate thermal management material featuring buried microstructured voids. These voids are engineered such that specific, optically readable patterns or material states within them irreversibly change if pre-defined temperature excursions (too hot or too cold) occur. This physical change in the void microstructure acts as a tamper-proof thermal marker. Data from these markers, along with GPS coordinates and timestamps, is cryptographically signed and uploaded to a blockchain ledger at each checkpoint, providing an immutable record of the cold chain integrity from origin to destination.
  • Combination Prior Art:
    1. WHO (World Health Organization) cold chain guidelines.
    2. Hyperledger Fabric for supply chain traceability.
    3. ISO 22000 (Food Safety Management System).
graph TD
    A[Temperature-Controlled Product] --> B(Container w/ Void-Integrated Thermal Markers)
    B -- Temperature Excursion --> C[Irreversible Void Microstructure Change]
    C --> D[Optical Reader (Checkpoint)]
    D -- GPS, Timestamp, Marker Data --> E[Cryptographic Signing]
    E --> F{Blockchain Ledger}
    F --> G[Immutable Cold Chain Verification]

Generated 5/18/2026, 12:48:22 PM

Keep exploring

More patents asserted by Unified Patents

Other patents in High-Tech (T)

See all High-Tech (T) patents →

This patent in court (1)

1 tracked lawsuit name US 12087871.