Invalidity dossier

US 10860506

Memory module with timing-controlled data buffering

Current assignee: Netlist Inc

Added 6/15/2026, 12:01:45 AM

Active provider: Google · gemini-2.5-flash

Auto-generating section 1 of 2: Extensions

Each section takes ~30-60s with web-search grounding. Keep this tab open — sections will fill in below as they complete.

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

Here's a concise summary of US Patent 10,860,506:

  • Title: Memory module with timing-controlled data buffering
  • Assignee: Netlist Inc
  • Inventors: Hyun Lee, Jayesh R. Bhakta
  • Filing Date: April 22, 2019
  • Issue Date: December 8, 2020
  • Abstract: A memory module is operable in a memory system with a memory controller. The memory module comprises memory devices, a module control circuit, and a plurality of buffer circuits coupled between respective sets of data signal lines in a data bus and respective sets of the memory devices. Each respective buffer circuit is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices. Each respective buffer circuit is configured to receive the module control signals and the module clock signal, and to buffer a respective set of data signals in response to the module control signals and the module clock signal. Each respective buffer circuit includes a delay circuit configured to delay the respective set of data signals by an amount determined based on at least one of the module control signals.

Plain-language overview of independent claims:

The authoritative patent text provided does not include the claims section. Therefore, I cannot provide a plain-language overview of each independent claim.

Litigation Search:

US Patent 10,860,506 has a history of litigation. It is currently active.

  • Texas Eastern District Court: Cases have been filed in the Texas Eastern District Court (e.g., 2:23-cv-00628, 2:22-cv-00203, 2:21-cv-00463).
  • Court of Appeals for the Federal Circuit (CAFC): Cases related to this patent have been filed in the Court of Appeals for the Federal Circuit (e.g., 26-1671, 24-1521).
  • PTAB (Patent Trial and Appeal Board): There are PTAB cases, specifically IPR2023-00205 and IPR2022-00711, which have resulted in Final Written Decisions.
  • Idaho District Court: Cases have also been filed in the Idaho District Court (e.g., 1:25-cv-00323, 1:24-cv-00081).
  • First Worldwide Family Litigation: The first worldwide family litigation for this patent was also filed.

As of April 26, 2026, based on the information provided, there are ongoing or recently concluded litigation activities related to US Patent 10,860,506 across various courts and the PTAB, including cases that have reached the Court of Appeals for the Federal Circuit. However, no specific CAFC 2026 dockets were found within the provided information, only general indications of CAFC cases filed.Here's a concise summary of US Patent 10,860,506:

  • Title: Memory module with timing-controlled data buffering
  • Assignee: Netlist Inc
  • Inventors: Hyun Lee, Jayesh R. Bhakta
  • Filing Date: April 22, 2019
  • Issue Date: December 8, 2020
  • Abstract: A memory module is operable in a memory system with a memory controller. The memory module comprises memory devices, a module control circuit, and a plurality of buffer circuits coupled between respective sets of data signal lines in a data bus and respective sets of the memory devices. Each respective buffer circuit is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices. Each respective buffer circuit is configured to receive the module control signals and the module clock signal, and to buffer a respective set of data signals in response to the module control signals and the module clock signal. Each respective buffer circuit includes a delay circuit configured to delay the respective set of data signals by an amount determined based on at least one of the module control signals.

Plain-language overview of independent claims:

The authoritative patent text provided does not include the claims section. Therefore, a plain-language overview of each independent claim cannot be provided based on the given information.

Litigation Information (as of April 26, 2026):

US Patent 10,860,506 is currently active and involved in litigation.

  • Court of Appeals for the Federal Circuit (CAFC): This patent has been involved in cases filed in the Court of Appeals for the Federal Circuit, including case numbers 26-1671 and 24-1521.
  • Texas Eastern District Court: Cases have been filed in the Texas Eastern District Court (e.g., 2:23-cv-00628, 2:22-cv-00203, 2:21-cv-00463).
  • PTAB (Patent Trial and Appeal Board): There are PTAB cases, specifically IPR2023-00205 and IPR2022-00711, both noted as having Final Written Decisions.
  • Idaho District Court: Cases have also been filed in the Idaho District Court (e.g., 1:25-cv-00323, 1:24-cv-00081).
  • First Worldwide Family Litigation: The first worldwide family litigation related to this patent has also been filed.

While the patent explicitly notes CAFC cases, the search for "CAFC 2026 dockets 10860506" did not return specific new dockets for 2026 beyond the existing case numbers mentioned in the patent's metadata. Therefore, no additional specific 2026 CAFC dockets are confirmed by the search results.

Generated 6/16/2026, 6:47:38 PM