Invalidity dossier
US 6653891
Voltage regulation
Current assignee: Intel Corp
Added 9/24/2026, 1:45:22 AM
Active provider: DeepSeek · deepseek-flash
Patent summary
Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.
Patent Overview — US 6653891 B1
Title: Voltage regulation
Inventor: Peter Hazucha
Assignee: Intel Corporation (original assignee Intel Corp; assignment recorded 2002-09-16)
Application No.: US 10/192,739
Priority/Filing Date: 2002-07-09
Grant/Publication Date: 2003-11-25
Legal Status (as listed): Expired – Lifetime; anticipated expiration 2022-07-09
Classification: G05F 1/56 — regulating DC voltage/current using semiconductor devices in series with the load as final control devices
Source: https://patents.google.com/patent/US6653891/en
Purpose. The patent addresses on-chip generation of additional, lower supply voltages from a main off-chip supply in integrated circuits such as microprocessors. A series voltage regulator uses a controllable series resistance (R1) between V_IN and an output node, with feedback adjusting R1 to hold V_OUT constant. In a general configuration, the regulator supplies a load, with a decoupling capacitor supplying transient current when load current (I_LD) differs from regulator output current (I_OUT).
Plain-language scope. The described regulator separates two functions. A differential amplifier adjusts only the average (DC) level of the output so it tracks an external reference V_REF, compensating temperature and manufacturing variation; it need not track fast load changes and may therefore be slow. A low-impedance output stage with a fast internal feedback loop adjusts the output current rapidly so V_OUT remains substantially constant relative to an internal reference V_INT. Benefits stated: suitability for rapidly changing loads, and use of a simple, low-cost, slower differential amplifier while V_OUT still accurately tracks V_REF. Figures 12–19 depict output stage circuits; FIGS. 8–11 and 20–21 show regulator variants; FIG. 22 shows an integrated circuit chip.
What the excerpt does not establish. It does not provide the full claims, complete description, or drawing contents (images appear as unlabeled placeholders). It therefore cannot support statements about specific claimed limitations, the exact output-stage internal circuitry, cited prior art, prosecution history, or validity. Litigation and ownership-transfer details are outside this overview.
Generated 10/1/2026, 9:31:10 PM
Cases on file (0)
Specific litigation cases in our database that name US patent 6653891. The free-form analysis below may also discuss cases beyond this list.
No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.
Litigation summary
Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.
Proceedings on file (0)
All PTAB activity →AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.
No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.
PTAB challenges
AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.
Assignment history
Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.
Prior art
Earlier patents, publications, and products that may anticipate or render the claims unpatentable.
Obviousness
Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.
Extensions
Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.
Derivative works
Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.