Invalidity dossier

US 5835785

Multiplexed three line synchronous/full-duplex asychronous data bus and method therefor

Current assignee: Google Technology Holdings LLC

Added 9/23/2026, 5:14:29 PM

At a glanceNo PTAB challengesNo litigation on file

Active provider: DeepSeek · deepseek-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

Patent Overview — US 5,835,785 A

Title: Multiplexed three line synchronous/full-duplex asynchronous data bus and method therefor

Patent number / application: US 5,835,785 A; Application US08/338,993

Inventors: Eric J. Overtoom; Manohar A. Joglekar

Original assignee: Motorola, Inc. (later recorded assignees listed as Motorola Mobility, Inc., Motorola Mobility LLC, and Google Technology Holdings LLC)

Dates: Priority date 1994-11-14; filing date 1994-11-14; publication/grant date 1998-11-10. Listed legal status: Expired – Lifetime (anticipated expiration 2015-11-10).

Purpose. The patent describes a data transmission system with a multiplexed synchronous/asynchronous data bus and a method therefor. One application is a portable radiotelephone, where minimizing bus lines and connectors aids miniaturization. The disclosed bus has three communications lines (T, C, R) and carries: (1) a first data message at a first data transfer rate; (2) a second data message at a second data transfer rate; and (3) a third data message from a slave back to a master. Each message is a plurality of binary bits, each bit being a binary zero or binary one for a period related to the data transfer rate.

Plain-language scope. Per the supplied text, the master device applies a first binary state to first and second lines before and after the first message, couples the first message and a false address to those lines, then applies a second binary state to them, and applies the second message's bits to the second line while the first line holds the second binary state. The slave receives the first message and false address, applies the second binary state condition similarly, sends the third message on the third line at the first rate, and receives the second message. The disclosure references a known self-clocking bus (U.S. Pat. No. 4,369,516 to Byrns) and asynchronous serial transmission (MC68HC11A8 SCI).

Not established by the excerpt. Claims, detailed description, exact figures/tables, any prior-art analysis beyond the citations noted, and any litigation, validity, or ownership-transfer details are not established here and are not assessed.

Source: https://patents.google.com/patent/US5835785/en

Generated 10/1/2026, 9:43:44 PM

Cases on file (0)

Specific litigation cases in our database that name US patent 5835785. The free-form analysis below may also discuss cases beyond this list.

No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Log in to generate
Not generated yet. Log in to request this analysis.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Log in to generate
Not generated yet. Log in to request this analysis.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Log in to generate
Not generated yet. Log in to request this analysis.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Log in to generate
Not generated yet. Log in to request this analysis.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Log in to generate
Not generated yet. Log in to request this analysis.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Log in to generate
Not generated yet. Log in to request this analysis.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Log in to generate
Not generated yet. Log in to request this analysis.