Invalidity dossier

US 5619203

Current source driven converter

Current assignee: Avago Technologies International Sales Pte Ltd

Added 9/23/2026, 12:07:03 PM

At a glanceNo PTAB challengesNo litigation on file

Active provider: DeepSeek · deepseek-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

Patent Overview: US 5,619,203 A — "Current Source Driven Converter"

Patent number: US 5,619,203 A
Title: Current source driven converter
Application number: US 08/327,162
Priority/filing date: 1994-10-21
Publication (grant) date: 1997-04-08
Original assignee: Lucent Technologies Inc. (earlier assignment to AT&T Corp.; later AT&T IPM Corp. and Lucent Technologies Inc. per the record)
Inventors: George F. Gross, Jr.; Thayamkulangara R. Viswanathan
Classification: H03M 1/66, 1/74, 1/76, 1/765
Status listed: Expired – Lifetime (anticipated expiration 2014-10-21)

Purpose. The invention relates generally to digital-to-analog converters (DACs), particularly ones driven by a current source. A stated problem is that in voltage-driven resistor-string DACs, noise voltage in series with the reference voltage source changes the voltage across each resistor and thus at each intermediate tap, producing an erroneous analog output.

Plain-language scope. An integrated circuit includes a DAC in which a resistor string is driven by a current source. Intermediate taps are defined at resistor junctions and at the resistor–current-source junctions. Switching transistors (shown as MOS transistors) couple between a common output node and respective intermediate taps, controlled by a selection/driver circuit responsive to a digitally encoded signal. Because the current source has high impedance, noise voltage induced in the current-source–resistor-string loop does not alter the current, so the output voltage depends only on that current and the resistor values. The illustrative embodiments cover a single-ended mode (FIG. 1), a differential mode with sample-and-hold capacitors and a differential amplifier (FIG. 2), a differential version achieving an additional bit with the same resistors and switches (FIG. 3), and an analog-to-digital converter incorporating such a DAC (FIG. 4). Voltages intermediate the tap voltages may be obtained by switching on multiple transistors. The text states the DAC is suitable for monolithic integrated-circuit fabrication.

Source: https://patents.google.com/patent/US5619203/en

What the excerpt does not establish. The supplied excerpt omits the claims, full detailed description, and prior-art discussion. It therefore does not establish claim scope, claim count, or the specific references relied upon; nor does it verify the machine-generated assignee/reassignment history or legal status.

Generated 10/1/2026, 9:53:49 PM

Cases on file (0)

Specific litigation cases in our database that name US patent 5619203. The free-form analysis below may also discuss cases beyond this list.

No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Log in to generate
Not generated yet. Log in to request this analysis.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Log in to generate
Not generated yet. Log in to request this analysis.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Log in to generate
Not generated yet. Log in to request this analysis.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Log in to generate
Not generated yet. Log in to request this analysis.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Log in to generate
Not generated yet. Log in to request this analysis.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Log in to generate
Not generated yet. Log in to request this analysis.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Log in to generate
Not generated yet. Log in to request this analysis.