Invalidity dossier

US 8004026

Solid-state imaging device

Current assignee: Collabo Innovations, Inc.

Added 9/16/2026, 6:46:42 PM

At a glanceNo PTAB challenges1 lawsuit on fileasserted by Collabo Innovations, Inc.

Active provider: DeepSeek · deepseek-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

Patent Overview — US 8004026 B2

Title: Solid-state imaging device
Source: https://patents.google.com/patent/US8004026/en

Bibliographic data available in the supplied text

  • Patent number: US 8004026 B2
  • Application number: US 12/720,549; filed 2010-03-09
  • Publication date: 2011-08-23
  • Priority date listed as 2003-03-07 (described as an assumption, not a legal conclusion)
  • Inventors: Makoto Inagaki, Yoshiyuki Matsunaga
  • Original assignee: Panasonic Corp.; current assignee listed as Collabo Innovations Inc
  • Legal status listed as "Expired - Lifetime"; anticipated expiration 2024-01-09
  • Other version: US 2010/0165162 A1

Purpose (per supplied text)
The invention "relates to a MOS-type solid-state imaging device to be used for various types of equipment, such as home video cameras, digital still cameras, or cameras incorporated in cellular phones."

Plain-language scope (from the supplied excerpt)
The excerpt describes a solid-state image sensor with photosensitive cells (pixels) arranged in a matrix. Each cell includes a photodiode, a transfer gate, a floating diffusion layer section, an amplifier transistor, a reset transistor, and an address transistor. A vertical shift register controls address and reset transistors to reset the floating diffusion sections, after which the amplifier transistor and a load transistor form a source follower that outputs a noise voltage on a vertical signal line independent of stored signal charge. The transfer gate then turns on, moving signal charge from the photodiode into the floating diffusion section so a signal voltage appears. A noise suppression circuit comprising clamp capacitors, clamp transistors, sample/hold transistors, and sample/hold capacitors finds the difference between the signal output and the noise output. Noise is described as mainly threshold-voltage variation at the amplifier transistor and kTC thermal noise at the reset transistor.

What the excerpt does not establish
The supplied text is explicitly an excerpt with omitted content ("[Excerpt only; consult the source for omitted text.]"), so the complete claim set, full written description, and figures are not available here. The excerpt also does not establish the actual claims' scope, the identity or content of any prior art references, litigation, ownership-transfer details, or validity. The assignee and legal-status entries are stated by the source to be assumptions, not legal conclusions.

Generated 10/1/2026, 10:03:27 PM

Cases on file (1)

Group view →

Specific litigation cases in our database that name US patent 8004026. The free-form analysis below may also discuss cases beyond this list.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Log in to generate
Not generated yet. Log in to request this analysis.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

Current assignee: Collabo Innovations, Inc.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Log in to generate
Not generated yet. Log in to request this analysis.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Log in to generate
Not generated yet. Log in to request this analysis.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Log in to generate
Not generated yet. Log in to request this analysis.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Log in to generate
Not generated yet. Log in to request this analysis.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Log in to generate
Not generated yet. Log in to request this analysis.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Log in to generate
Not generated yet. Log in to request this analysis.

Keep exploring