Patent 10931286

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Active provider: Google · gemini-2.5-flash

PTAB activity (1)

AIA trial proceedings — IPR, PGR, CBM — filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced directly from the PTAB Trial API.

  • IPR2026-00212IPRfiled Jan 9, 2026vs. Citadel Securities LLCDiscretionary Denial

Cached for 24 hours. Status strings are sourced verbatim from the PTAB API; the colored badge is our heuristic classification.

Cases on file (3)

Group view →

Specific litigation cases in our database that name US patent 10931286. The free-form analysis below may also discuss cases beyond this list.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

✓ Generated

US Patent 10931286, titled "Field programmable gate array with external phase-locked loop," is currently involved in multiple litigation cases. The current assignee of the patent is HFT Solutions LLC.

Known litigation involving US Patent 10931286 includes:

  1. Plaintiff(s): HFT Solutions Technologies, LLC (a wholly-owned subsidiary of Network-1 Technologies, Inc.)

    • Defendant(s): Citadel Securities, LLC and Jump Trading, LLC
    • Jurisdiction: United States District Court for the Northern District of Illinois
    • Case Number: 1:24-cv-13213 and 1:24-cv-13214
    • Filing Date: Litigation was initiated by December 26, 2024.
    • Outcome/Current Status: These cases are currently active. The complaints allege infringement of U.S. Patent No. 10,931,286, among others.

  2. Plaintiff(s): HFT Solutions LLC

    • Defendant(s): Optiver US LLC and Optiver Trading US LLC
    • Jurisdiction: United States District Court for the Western District of Texas
    • Case Number: 7:25-cv-00415
    • Filing Date: September 8, 2025
    • Outcome/Current Status: This case is currently active. The core dispute alleges that the defendant's high-frequency trading platforms, which utilize FPGAs, infringe U.S. Patent No. 10,931,286 and two other patents, related to reducing processing latency by synchronizing internal clock signals via an external phase-locked loop.

Generated 5/28/2026, 6:45:32 AM