Invalidity dossier

US 6211883

Patch-flatness test unit for high order rational surface patch rendering systems

Current assignee: Avago Technologies International Sales Pte Ltd

Added 9/23/2026, 12:26:28 PM

At a glanceNo PTAB challengesNo litigation on file

Active provider: DeepSeek · deepseek-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

Patent Overview — US 6,211,883 B1

Title: Patch-flatness test unit for high order rational surface patch rendering systems

Patent number: US 6,211,883 B1
Application number: US08/921,918
Inventor: Vineet Goel
Original assignee: LSI Logic Corp
Current assignee listed: Avago Technologies International Sales Pte Ltd
Prior art date: 1997-04-08
Filing date: 1997-08-27
Publication (grant) date: 2001-04-03
Legal status as listed: Expired – Lifetime (anticipated expiration 2017-04-08)

Purpose and plain-language scope (from the supplied text):

The patent relates to converting object representations into images for graphical display, specifically rendering a surface represented by a set of Bezier patches. A rational Bezier patch is described as a generalization of a Bezier patch having a fourth equation, with surface points given by (X/W, Y/W, Z/W). Rendering is performed by subdividing a patch until subpatches are flat enough to approximate with a quadrilateral.

The disclosed patch-flatness test unit determines patch flatness from a set of control points, using eight stages: (1) receive and store control points; (2) determine control point coordinate differences from pairs of control points; (3) determine absolute values of those differences; (4) determine multiplicand pairs; (5) multiply multiplicand pairs to determine products; (6) determine control point deviations and deviation tolerances; (7) determine a deviation flag indicating whether deviations are less than tolerances; and (8) determine edge straightness and patch flatness flags.

According to the excerpt, edges and internal curves of a subpatch are determined to be straight if intermediate control points of a curve lie within a tolerance range of a straight line between the curve's endpoints, with the tolerance range chosen relative to pixel resolution so flatness is found when curvature cannot be perceived relative to a flat surface.

What the excerpt does not establish: It does not provide the full claims, complete figures, the full description, or any prosecution history. It does not establish validity, enforceability, or the accuracy of listed assignees or legal status, and it does not show prior art beyond the identified prior art date.

Source: https://patents.google.com/patent/US6211883/en

Generated 10/1/2026, 9:53:37 PM

Cases on file (0)

Specific litigation cases in our database that name US patent 6211883. The free-form analysis below may also discuss cases beyond this list.

No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Log in to generate
Not generated yet. Log in to request this analysis.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Log in to generate
Not generated yet. Log in to request this analysis.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Log in to generate
Not generated yet. Log in to request this analysis.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Log in to generate
Not generated yet. Log in to request this analysis.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Log in to generate
Not generated yet. Log in to request this analysis.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Log in to generate
Not generated yet. Log in to request this analysis.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Log in to generate
Not generated yet. Log in to request this analysis.