Invalidity dossier

US 5859850

Elastic store circuit for composite cells switched through an ATM network

Current assignee: Alcatel Lucent SAS

Added 9/23/2026, 9:42:55 PM

At a glanceNo PTAB challengesNo litigation on file

Active provider: DeepSeek · deepseek-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

Patent Overview — US 5,859,850

Title: "Elastic store circuit for composite cells switched through an ATM network."

Inventor: Robert Leroy Lien. Original assignee: Lucent Technologies Inc. Application number: US08/579,706. Prior art / priority and filing date: 1995-12-28. Publication (grant) date: 1999-01-12. Legal status listing: Expired – Lifetime, with anticipated expiration noted at 2015-12-28.

Purpose and plain-language scope: ATM networks can carry synchronous (STM) time-slotted voice traffic inside "composite cells," whose payloads hold up to 48 time slots, one channel per octet. Composite cells must be sent isochronously — at a regular, quasi-synchronous rate — but ATM transport jitter and delay can push a cell into a later frame period, so cells may arrive out of order (illustrated by cell x1 in FIG. 1A). The described invention is an "elastic store" that receives such isochronous ATM composite cells, groups them with other cells of the originally transmitted frame, removes jitter and delay, re-orders any delayed cell into its proper group, and reassembles each group into a corresponding STM frame of data.

In the described apparatus (FIG. 3), a FIFO router 104 — containing a cell pass counter 106 and an SRAM 108 — keeps a modulo-N count of each VCI and routes each incoming cell into one of N FIFOs (e.g., FIFO 110₁, 110₂); the count's most significant bit, a "rollover bit," is written into the FIFO as a flag. A controllable oscillator adjusts to a FIFO's fill level to clock cells out through an output sequencer. The text states the scheme is expandable "to provide an arbitrary amount of jitter delay," with dejitter capability in microseconds given as (N)(125), and that elastic stores would be most applicable in network end-node access circuits.

Source: https://patents.google.com/patent/US5859850/en

What the supplied excerpt does not establish: It provides no full claims, no complete detailed description, no prior-art comparison, and no figures. It does not establish the exact N used in the described embodiment (the text breaks off mid-sentence at "N is two"!), nor independent validity, enforceability, or current ownership beyond the listed assignments.

Generated 10/1/2026, 9:34:05 PM

Cases on file (0)

Specific litigation cases in our database that name US patent 5859850. The free-form analysis below may also discuss cases beyond this list.

No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Log in to generate
Not generated yet. Log in to request this analysis.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Log in to generate
Not generated yet. Log in to request this analysis.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Log in to generate
Not generated yet. Log in to request this analysis.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Log in to generate
Not generated yet. Log in to request this analysis.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Log in to generate
Not generated yet. Log in to request this analysis.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Log in to generate
Not generated yet. Log in to request this analysis.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Log in to generate
Not generated yet. Log in to request this analysis.