Invalidity dossier

US 6671709

Multiplier cell and method of computing

Current assignee: NXP USA Inc

Added 9/23/2026, 10:23:48 PM

At a glanceNo PTAB challengesNo litigation on file

Active provider: DeepSeek · deepseek-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

Patent Overview — US6671709B2

Title: Multiplier cell and method of computing

Patent number / application: US6671709B2; application US10/105,543, filed 2002-03-25.

Inventors: Philipp Michael Glaser; Michael J. Torla.

Assignee: Originally Motorola, Inc.; current assignee listed as NXP USA Inc. (The supplied text notes the assignee list "may be inaccurate" and that no legal analysis was performed.)

Key dates: Priority date 1998-12-18; filing date 2002-03-25; publication date 2003-12-30. The record shows a 2004 assignment to Freescale Semiconductor, Inc., later security/release reassignments involving Citibank, N.A., and an "anticipated expiration" on 2018-12-18. Legal status: "Expired - Fee Related."

Purpose: The patent relates to public-key cryptography, specifically a public-key cryptographic integrated circuit that provides cryptographic functions supporting the Rivest-Shamir-Adleman (RSA) and Elliptic Curve Cryptography (ECC) algorithms. Stated applications include internet commerce, paging, cellular phones, smartcards, and smartcard terminals. Data such as personal health records, financial records, fingerprints, and retina eye prints is encrypted using functions including integer modular multiplications, modular polynomial multiplication, addition, subtraction, and exponentiation.

Plain-language scope (as described in the excerpt): The disclosure describes an integrated cryptographic circuit providing a hardware architecture that efficiently computes both RSA and ECC algorithms. Embodiments include an integrated system with an RSA arithmetic processor and a separate ECC arithmetic processor (FIG. 1), and another with a single processor computing algorithms for both RSA and ECC data cryptography (FIG. 2). Modular mathematics of RSA and ECC (Fp) can be computed on one hardware multiplier, while polynomial mathematics of ECC (F2M in polynomial basis) can be computed on a different hardware multiplier; pipelining supports parallel computation. Figures also depict a 1×N multiplier and cells used in its C-register for single-cycle and two-cycle multiplication operations. Classification includes G06F7/728 (Montgomery reduction) and G06F7/725 (finite field arithmetic over elliptic curves).

What the excerpt does not establish: The supplied text contains no claims, no detailed description of the multiplier cell or method, no complete figure narratives, and no numerical results. It does not establish validity, enforceability, ownership history beyond the listed reassignments, or any litigation. No prior art was researched here.

Source: https://patents.google.com/patent/[US6671709](/patent/US6671709)/en

Generated 10/1/2026, 9:33:26 PM

Cases on file (0)

Specific litigation cases in our database that name US patent 6671709. The free-form analysis below may also discuss cases beyond this list.

No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Log in to generate
Not generated yet. Log in to request this analysis.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Log in to generate
Not generated yet. Log in to request this analysis.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Log in to generate
Not generated yet. Log in to request this analysis.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Log in to generate
Not generated yet. Log in to request this analysis.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Log in to generate
Not generated yet. Log in to request this analysis.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Log in to generate
Not generated yet. Log in to request this analysis.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Log in to generate
Not generated yet. Log in to request this analysis.