Invalidity dossier

US 5550962

System for selectively performing parallel or sequential drawing processing

Current assignee: Hitachi Ltd

Added 9/26/2026, 5:09:52 AM

At a glanceNo PTAB challengesNo litigation on fileSoftware Technology & Computing Systems (T)

Active provider: DeepSeek · deepseek-v4-flash

Auto-generating section 1 of 7: Litigation summary…

Each section takes ~30-60s with web-search grounding. Keep this tab open — sections will fill in below as they complete.

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

I'll search for the specific patent number and any related litigation or CAFC docket activity.

US 5,550,962 — Verification Summary

Search scope & confidence note. I searched for the exact number 5550962 / 5,550,962 against patent databases and CAFC/Federal Circuit docket material. No CAFC 2026 docket activity, IPR/PGR, or district-court litigation naming this patent was returned. Databases indexed via search (Google Patents, Justia, FreePatentsOnline, uspto.report, CAFC scheduled-cases/opinions listings) are consistent with each other and with the authoritative full text supplied in this session. I did not directly query the USPTO Patent Center/Patent Public Search UI or PACER in this session, so the bibliographic data below rests on the supplied full text plus corroborating indexes rather than a live USPTO record pull. Where sources conflict, I flag it.


Bibliographic data

Field Value
Patent number US 5,550,962 A
Title System for selectively performing parallel or sequential drawing processing
Application number US 08/419,278
Filing date 1995-04-10
Priority date 1994-04-13
Issue/grant date 1996-08-27
Original & current assignee Hitachi, Ltd. (Japan) — assignment recorded 1995-04-10, effective 1995-04-03
Inventors (7) Shouji Nakamura; Shinji Kimura; Yumiko Sugita; Reki Yamamoto; Eriko Koda; Toshiyuki Kuwana; Masato Manda
Foreign priority JP 6-074631 (JP 6074631A), 1994-04-13
JP counterpart publication JPH07282272A, published 1995-10-27
Primary classification G06T 11/00 (2D image generation); also tagged to multi-processors and digital computer display output
Claim count 15 (2 independent: claims 1 and 7)
Legal status Expired – Fee Related. Google Patents lists "anticipated expiration 2015-04-10," but the record's own legal events show lapse for failure to pay maintenance fees effective 2008-08-27, with patent discontinuation under 37 CFR 1.362 on 2008-09-22. Treat the 2008 lapse as the operative end date; the 2015 entry appears to be a computed statutory-term estimate, not the actual termination.

Cited prior art: US 5,321,808 A (Hewlett-Packard, "Dual process display server," 1994-06-14); non-patent literature "The X Window System" (ACM Transactions on Graphics, Vol. 5, No. 2, pp. 78–109) and "The Multi-Threaded X Server" (Proceedings, 6th Annual X Technical Conference, pp. 73–89).


Abstract (as granted)

A distributed drawing processing system including a drawing server that integratedly executes a string of drawing commands transmitted from a client program for graphics display. The client program divides the drawing command string into a block of drawing commands processable on a parallel basis and a block of drawing commands not processable on a parallel basis, and transmits the divided blocks to the drawing server. The drawing server executes the drawing command string while judging, for each divided block, whether to process it on a parallel or sequential basis.


Plain-language overview of the independent claims

Claim 1 — Client-tagged parallelism flag (broadest claim).
A drawing system with three parts: a client that sends a multi-command drawing string over a defined protocol; a drawing server that receives it and drives a display; and a communication path between them. The client side attaches a single predetermined command to the drawing command string that tells the server whether the subsequent command string should be handled in parallel or sequentially, and sends it. The server side has an "execution control determination means" that, on receipt, reads that attached command and decides parallel vs. sequential treatment accordingly. The novelty is essentially moving the parallelizability decision to the client and encoding it in-band as a control command.

Claim 7 — Explicit parallel-block bracketing (start/end pair).
Same three-part system architecture, but the client attaches a pair of commands around at least one drawing command string: a "parallel processing block start command" marking the beginning of a parallelizable string and a "parallel processing block end command" marking its end. The server, on receipt, processes the subsequent string in parallel in response to the start command and reverts to sequential processing in response to the end command. This is the concrete bracket-delimiter implementation of claim 1's general concept.

Dependency structure (for context, not independent):

  • Claims 2–6 depend from claim 1 — adding a plurality of drawing threads plus a dispatcher that allocates commands to threads (2), multiple processors (3), dispatcher/threads distributed across bus-connected processors (4), client and server in the same processor (5), and client/server in different processors linked by a network (6).
  • Claims 8–15 depend from claim 7 — allocating commands to threads until the parallel-block end command arrives (8), the parallel/sequential command dispatcher pair (9), multiple processors (10), bus-connected processor distribution (11), nesting an explicit sequential block between the parallel start/end pair with the whole span still run as one parallel block (12), the dispatcher pair applied to sequential sub-blocks (13), same-processor co-location (14), and network-separated processors (15).

Literal-transcription note: claim 7 as published opens "A drawing processing system compromising:" — a typo for "comprising" that appears in the granted text and in multiple reproductions of it. I have not corrected it, per instruction to interpret identifiers and text literally. Likewise, claim 8's "until said dispatch accepts said parallel processing block end command" reads as a typo for "dispatcher." These are recorded verbatim, not normalized.


Technical context

The patent addresses a known limitation of X Window System–style display servers: a server built on a multiprocessor could parallelize drawing requests coming from different clients (via per-client threads, per the Multi-Threaded X Server reference) but could not parallelize requests from a single client, because reordering drawing commands can corrupt the display. The specification's FIG. 13 example is the canonical illustration — drawing a blue square over a large red circle, where overtaking execution causes the red circle to be painted last and the blue square to disappear in the overlap zones. The invention's answer is to have the client, which is in the best position to know the drawing-order semantics of its own command stream, bracket the command stream into parallelizable and non-parallelizable regions, and let the server's dispatcher use those in-band markers to decide between the parallel command dispatcher (FIG. 10) and the sequential command dispatcher (FIG. 9) routines, with any commands outside explicit blocks defaulting to sequential treatment.


What I could not confirm

  • No USPTO litigation record: I found no assignment of this patent beyond the original Hitachi assignment, no reissue/rexam, and no IPR/PGR or district-court case asserting it. Hitachi, Ltd. does appear as a defendant in unrelated 2021–2025 patent suits (e.g., FrameTech LLC, Elite Gaming Tech LLC, TurboCode LLC matters), but none of those search results tie to US 5,550,962.
  • No CAFC 2026 docket entry: searches of the Federal Circuit's scheduled-cases listings and 2026 opinion summaries returned no case involving this patent number.
  • Values shown on third-party aggregator sites (e.g., "Approx Value $105,000" on patentleaderboard.com) are commercial estimates, not authoritative USPTO or court data, and should not be treated as ground truth.
  • The 2015 vs. 2008 expiration discrepancy noted above is a genuine conflict within the source record; I have identified which entry the maintenance-fee events support but cannot resolve it further without a direct USPTO fee-history pull.

Generated 9/26/2026, 5:10:13 AM

Cases on file (0)

Specific litigation cases in our database that name US patent 5550962. The free-form analysis below may also discuss cases beyond this list.

No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Not generated yet. Click Generate to call the active LLM provider with the configured prompt.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Not generated yet. Click Generate to call the active LLM provider with the configured prompt.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Not generated yet. Click Generate to call the active LLM provider with the configured prompt.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Not generated yet. Click Generate to call the active LLM provider with the configured prompt.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Not generated yet. Click Generate to call the active LLM provider with the configured prompt.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Not generated yet. Click Generate to call the active LLM provider with the configured prompt.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Not generated yet. Click Generate to call the active LLM provider with the configured prompt.

Keep exploring

Other patents in Software Technology & Computing Systems (T)

See all Software Technology & Computing Systems (T) patents →