Invalidity dossier

US 6057848

System for rendering high order rational surface patches

Current assignee: Avago Technologies International Sales Pte Ltd

Added 9/23/2026, 12:17:06 PM

At a glanceNo PTAB challengesNo litigation on file

Active provider: DeepSeek · deepseek-flash

Patent summary

Title, assignee, inventors, filing/issue dates, abstract, and a plain-language overview of the claims.

✓ Generated

US 6057848 A — "System for rendering high order rational surface patches"
Inventor: Vineet Goel. Original assignee: LSI Logic Corp. (current assignee listed as Avago Technologies International Sales Pte Ltd). Priority date assumed 1997-04-08; filed 1997-08-27; granted/published 2000-05-02; status "Expired – Lifetime," with anticipated expiration 2017-04-08. Classifications include G06T17/00, G06T17/20 (tessellation), and G06T15/04 (texture mapping). Source: https://patents.google.com/patent/US6057848/en

Purpose. The invention addresses converting object representations into images for graphical display, specifically rendering a surface represented by a set of Bezier patches. The text explains that Bezier patch representation gives compact, high-quality object representation and efficient execution of affine transformations, and that it is desirable to convert Bezier patches into triangles or other polygons for established graphics rendering hardware.

Plain-language scope. According to the supplied text, the patch rendering system receives rational coordinates (X,Y,Z,W) and attribute coordinates (color, opacity, texture) of control points; divides and subdivides the surface patch by operating on control points to produce subpatch control points; converts rational coordinates to spatial coordinates; and, if a current subpatch is flat, provides spatial coordinates and attributes of subpatch corner points to an output buffer as triangle vertices with associated attributes.

The contemplated patch tessellation device comprises a patch buffer (receives/stores rational coordinates of current control points), a patch division unit (calculates rational coordinates of new control points), a homogeneous coordinate unit (converts rational to spatial coordinates), and a corner unit (provides corner-point spatial coordinates as triangle vertices to an output buffer if the new subpatch is classified as flat). It may also operate on Bezier patches specifying surface attributes.

Not established by this excerpt. The excerpt is partial: claim text, the complete detailed description, figures, and references are omitted, so actual claim scope, dependencies, and limitations cannot be verified. It also does not establish litigation, validity, enforceability, or prior art; and the dates, assignee, and legal status are stated by the source as assumptions or listings, not legal conclusions.

Generated 10/1/2026, 9:53:42 PM

Cases on file (0)

Specific litigation cases in our database that name US patent 6057848. The free-form analysis below may also discuss cases beyond this list.

No cases on file mention this patent. Upload a CSV or add a case manually in Admin → Manage litigation cases.

Litigation summary

Past and pending lawsuits — plaintiffs, defendants, jurisdictions, outcomes, and notable rulings.

Log in to generate
Not generated yet. Log in to request this analysis.

Proceedings on file (0)

All PTAB activity →

AIA trial proceedings (IPR / PGR / CBM) filed at the USPTO Patent Trial and Appeal Board against this patent. Sourced from the USPTO Open Data Portal and refreshed every six hours; each proceeding number deep-links to the PTAB E2E docket.

No PTAB proceedings on file. This patent has not been challenged via IPR, PGR, or CBM. The absence is itself a signal — well-asserted patents eventually attract IPRs. The LLM analysis below may surface filings the ODP feed hasn’t indexed yet.

PTAB challenges

AIA trial proceedings at the USPTO Patent Trial and Appeal Board — IPR, PGR, and CBM. Petitioners, judge panels, claim-level invalidation outcomes from Final Written Decisions, and Federal Circuit appeals. The single most important defensive datapoint after litigation history.

Log in to generate
Not generated yet. Log in to request this analysis.

Assignment history

Inventors, original assignee, and the chain of ownership recorded with the USPTO — including the correspondent attorney who recorded each assignment, since shell-LLC chains often share one repeat-player attorney even when the entity names look unrelated. Surfaces NPE / patent-troll patterns: shell-entity transfers, known asserters in the chain, repeat correspondent fingerprints, pre-litigation assignments, and bankruptcy fire-sales.

Log in to generate
Not generated yet. Log in to request this analysis.

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Log in to generate
Not generated yet. Log in to request this analysis.

Obviousness

Combinations of prior art that suggest the claimed invention would have been obvious under 35 U.S.C. § 103.

Log in to generate
Not generated yet. Log in to request this analysis.

Extensions

Patent term adjustments, term extensions, continuations, divisionals, family members, and expiration dates.

Log in to generate
Not generated yet. Log in to request this analysis.

Derivative works

Defensive disclosure: derivative variations of each claim designed to render future incremental improvements obvious or non-novel.

Log in to generate
Not generated yet. Log in to request this analysis.