Patent 7636146

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

Active provider: Google · gemini-2.5-flash

Prior art

Earlier patents, publications, and products that may anticipate or render the claims unpatentable.

✓ Generated

US Patent 7636146, titled "Electro-optical panel, system with terminals having different corresponding characteristics," was granted on December 22, 2009, from an application filed on August 6, 2004, and claims priority to Japanese Patent Application No. 2003-290650 filed on August 8, 2003.

The core inventive concept of US7636146 focuses on an electro-optical panel where input terminals for different signals have varying areas based on the characteristics of the signals. Specifically, terminals for higher-frequency signals (like clock signals) have larger areas than those for lower-frequency signals (like image signals) to reduce input resistance and prevent signal degradation. The patent also describes arrangements where image signal terminals are centrally located, and larger-area, higher-frequency, or power source terminals are positioned at the outer sides of the substrate to improve connection reliability with mounting members, such as flexible substrates connected via anisotropic conductive film (ACF). Furthermore, the pitch intervals of adjacent larger terminals are integer multiples of the pitch intervals of adjacent smaller terminals.

Below is an analysis of the patent citations listed in US7636146, detailing their full citation, publication/filing dates, brief descriptions, and potential anticipation of claims under 35 U.S.C. § 102.

Cited Patent References and Anticipation Analysis:

  1. US4242679A

    • Full Citation: US4242679A, "Liquid crystal display mechanism," Inventor: Masayoshi Horiguchi, Assignee: Kabushiki Kaisha Suwa Seikosha.
    • Publication/Filing Date: Publication Date: December 30, 1980; Filing Date: September 13, 1977.
    • Brief Description: This patent describes a liquid crystal display device with a display panel and a connecting part, such as a flexible film with conductive patterns, for connection to an external circuit. It aims to improve connection reliability for dot matrix displays.
    • Potential Anticipation (35 U.S.C. § 102): This patent broadly covers connecting a liquid crystal display to an external circuit via a flexible film. However, it does not disclose the critical features of US7636146, such as differentiating input terminal areas based on the frequency characteristics of the signals, specific terminal arrangements (e.g., central vs. outer positions), or integer multiple pitch intervals. Therefore, it is unlikely to anticipate any of the claims of US7636146 that rely on these differentiating features, including Claims 1, 4, 9, 10, 12, 14, 18, and 23.
  2. JP2822558B2

    • Full Citation: JP2822558B2, "Liquid crystal display device and method of manufacturing the same," Assignee: Mitsubishi Electric Corp.
    • Publication/Filing Date: Publication Date: November 11, 1998; Filing Date: March 23, 1990.
    • Brief Description: This patent describes a liquid crystal display device where an input terminal on the display panel is connected to a flexible substrate via an anisotropic conductive film (ACF). It focuses on the general method of connection using ACF.
    • Potential Anticipation (35 U.S.C. § 102): This patent discloses the known technique of connecting terminals with an ACF and a flexible substrate, which is acknowledged in the background of US7636146. However, it does not disclose the specific inventive concepts of US7636146 relating to varying terminal areas based on signal frequency, the relative sizing of power source terminals, specific terminal arrangements on the substrate (central/outer), or integer multiple pitch intervals between different terminal types. Thus, it does not anticipate Claims 1, 4, 9, 10, 12, 14, 18, or 23 of US7636146.
  3. JPH11223832A

    • Full Citation: JPH11223832A, "Electro-optical devices and electronic equipment," Assignee: Seiko Epson Corp.
    • Publication/Filing Date: Publication Date: August 17, 1999; Filing Date: October 31, 1997.
    • Brief Description: This Japanese unexamined patent publication from Seiko Epson Corp relates generally to electro-optical devices and electronic equipment. Without more specific details from the abstract or claims, its exact scope is broad.
    • Potential Anticipation (35 U.S.C. § 102): Given the general nature of the title and assignee, and without a detailed abstract specifically disclosing the inventive features of US7636146, it is unlikely to anticipate claims related to differential terminal areas based on signal frequency, specific terminal layouts, or integer multiple pitch relationships. Therefore, it is unlikely to anticipate Claims 1, 4, 9, 10, 12, 14, 18, or 23 of US7636146.
  4. US6262702B1

    • Full Citation: US6262702B1, "Electro-optical device and electronic apparatus," Inventor: Masayoshi Horiguchi, Assignee: Seiko Epson Corporation.
    • Publication/Filing Date: Publication Date: July 17, 2001; Filing Date: October 31, 1997.
    • Brief Description: This patent describes an electro-optical device, such as an LCD, and an electronic apparatus, using a flexible circuit board to connect a display substrate to another substrate containing drive circuits and power supply. It aims to reduce connection lines and improve reliability.
    • Potential Anticipation (35 U.S.C. § 102): While this patent addresses flexible circuit board connections and mentions various signals including clock and data signals, its abstract does not disclose the core inventive concepts of US7636146, particularly the differentiation of input terminal areas based on the frequency characteristics of the signals. It also lacks specific details on power source terminal sizing, central/outer terminal arrangements, or integer multiple pitch intervals. Thus, it does not anticipate Claims 1, 4, 9, 10, 12, 14, 18, or 23 of US7636146.
  5. US20020018169A1

    • Full Citation: US20020018169A1, "Connection structure of display device with a plurality of IC chips mounted thereon and wiring board," Inventors: Kenichi Ohyama, et al., Assignee: Casio Computer Co., Ltd.
    • Publication/Filing Date: Publication Date: February 14, 2002; Filing Date: February 2, 2000.
    • Brief Description: This patent application describes a connection structure for a display device, particularly where multiple IC chips are mounted on a flexible wiring board and connected to a display panel. It aims to prevent connection failures.
    • Potential Anticipation (35 U.S.C. § 102): This reference focuses on connection structures and reliability for multi-chip display devices. However, its abstract does not describe varying input terminal areas based on signal frequency, specific terminal arrangements, or integer multiple pitch intervals as central to its invention. Therefore, it does not anticipate Claims 1, 4, 9, 10, 12, 14, 18, or 23 of US7636146.
  6. US6469767B2

    • Full Citation: US6469767B2, "Liquid crystal display," Inventors: Yasuhiro Sugawara, et al., Assignee: Rohm Co., Ltd.
    • Publication/Filing Date: Publication Date: October 22, 2002; Filing Date: April 17, 2000.
    • Brief Description: This patent is directed to a liquid crystal display device and its drive circuit, aiming to improve display quality and reduce power consumption.
    • Potential Anticipation (35 U.S.C. § 102): This patent primarily deals with drive circuit improvements for LCDs. There is no indication in the abstract of any features related to differential sizing of input terminals based on signal frequency, specific terminal layouts, or integer multiple pitch intervals. As such, it is unlikely to anticipate any of the claims of US7636146.
  7. US6665037B2

    • Full Citation: US6665037B2, "Electro-optic device and electronic apparatus," Inventor: Osamu Fujii, Assignee: Seiko Epson Corporation.
    • Publication/Filing Date: Publication Date: December 16, 2003; Filing Date: June 15, 2000.
    • Brief Description: This patent from Seiko Epson focuses on reducing external connection terminals, simplifying mounting, and reducing parasitic capacitance and noise in electro-optic devices by optimizing data line drive circuit placement and connections.
    • Potential Anticipation (35 U.S.C. § 102): While this patent addresses signal integrity (parasitic capacitance, noise) and mounting simplicity for connection terminals, its abstract does not explicitly disclose the inventive step of US7636146: differentiating input terminal areas based on signal frequency characteristics to prevent signal dulling, or the specific arrangement of terminals (central/outer) with integer multiple pitch intervals. Therefore, it does not anticipate Claims 1, 4, 9, 10, 12, 14, 18, or 23 of US7636146.
  8. US20020003595A1

    • Full Citation: US20020003595A1, "Backlighted liquid crystal display assembly mounted on circuit substrate," Inventor: Noriyuki Hagiwara, Assignee: Asahi Kogaku Kogyo Kabushiki Kaisha.
    • Publication/Filing Date: Publication Date: January 10, 2002; Filing Date: July 6, 2000.
    • Brief Description: This patent application describes a backlighted liquid crystal display assembly, focusing on its mechanical mounting on a circuit substrate and prevention of light leakage.
    • Potential Anticipation (35 U.S.C. § 102): This reference is concerned with the mechanical aspects of display assembly and backlight integration. It does not address the electrical characteristics of input terminals, their sizing based on signal frequency, or their specific arrangement for electrical performance or connection reliability due to thermal expansion. It is highly unlikely to anticipate any of the claims of US7636146.
  9. JP2003043517A

    • Full Citation: JP2003043517A, "Liquid crystal display panel and lighting inspection method therefor," Assignee: Optrex Corp.
    • Publication/Filing Date: Publication Date: February 13, 2003; Filing Date: July 31, 2001.
    • Brief Description: This Japanese patent application describes a liquid crystal display panel and a method for inspecting its lighting, primarily focused on manufacturing and quality control.
    • Potential Anticipation (35 U.S.C. § 102): This patent focuses on inspection methods for LCD panels. It does not appear to disclose features related to varying areas of input terminals based on signal frequency, power supply terminal sizing, specific terminal layouts, or integer multiple pitch intervals as claimed in US7636146. Therefore, it is unlikely to anticipate any of the claims of US7636146.
  10. JP2003152019A

    • Full Citation: JP2003152019A, "Connection structure of electrode terminals and liquid crystal display device using the structure," Assignee: Matsushita Electric Ind Co Ltd.
    • Publication/Filing Date: Publication Date: May 23, 2003; Filing Date: November 12, 2001.
    • Brief Description: This patent application describes a connection structure for electrode terminals on an LCD panel. It aims to achieve stable connection between a flexible printed circuit board and the LCD panel's terminals. Critically, the abstract states that "the connection terminal group is arranged so that the width of the connection terminals connected to the flexible printed circuit board becomes wider toward both ends from the center thereof, and a flexible printed circuit board having connection wirings of a uniform pitch is connected to the connection terminal group."
    • Potential Anticipation (35 U.S.C. § 102): This is the most relevant prior art. It explicitly discloses:
      • Varying terminal widths (areas): "the width of the connection terminals ... becomes wider toward both ends from the center thereof." This directly anticipates the concept of varying terminal areas and their arrangement (smaller in the center, larger at the outer sides).
      • Flexible circuit board with uniform pitch wiring: "a flexible printed circuit board having connection wirings of a uniform pitch is connected to the connection terminal group." This anticipates the flexible substrate having wiring lines at a reference pitch (Claim 7).
    • Potential Anticipation for US7636146 Claims:
      • Claims 4, 9, 12, 14: These claims relate to the arrangement where image signal input terminals are disposed in the central part and clock signal input terminals (larger area) are disposed at the outer side of the substrate. JP2003152019A anticipates the physical layout of terminals with varying widths, with wider terminals at the ends (outer sides) and narrower ones in the center.
      • Claim 7: This claim regarding wiring lines on the flexible substrate corresponding to a reference pitch interval is anticipated by "a flexible printed circuit board having connection wirings of a uniform pitch is connected to the connection terminal group."
      • Claims 1, 10, 23: These independent claims are primarily distinguished by the reason for the different terminal areas: specifically, that the first input signal includes a higher frequency component compared with the second input signal, and the larger area is to accommodate this. While JP2003152019A describes varying terminal widths for "stable connection," its abstract does not explicitly link the increased width of outer terminals to the frequency characteristics of the signals they transmit (e.g., lower resistance for high-frequency clock signals to prevent dulling). Without this explicit disclosure, it would not fully anticipate the "higher frequency component" limitation of Claims 1, 10, and 23 under a strict § 102 analysis.
      • Claim 1 (Power Source Terminal Area & Integer Multiple Pitch): The abstract of JP2003152019A does not mention power source terminal sizing in relation to other signal terminals, nor does it explicitly mention integer multiple pitch intervals between different terminal types.
  11. JP2003216064A

    • Full Citation: JP2003216064A, "Electrooptical device and electronic equipment," Assignee: Seiko Epson Corp.
    • Publication/Filing Date: Publication Date: July 30, 2003; Filing Date: January 24, 2002.
    • Brief Description: This Seiko Epson patent application describes an electro-optical device focusing on reducing the number of terminals and wires for a display panel module by optimizing connections between an FPC and the panel, and between the FPC and a PWB.
    • Potential Anticipation (35 U.S.C. § 102): This patent focuses on reducing terminal and wire counts for connection efficiency. Its abstract does not disclose the specific features of US7636146 regarding differential terminal areas based on signal frequency, specific central/outer arrangements, or integer multiple pitch intervals. Therefore, it is unlikely to anticipate Claims 1, 4, 9, 10, 12, 14, 18, or 23 of US7636146.
  12. US7002657B2

    • Full Citation: US7002657B2, "Display device," Inventors: Takashi Hirai, et al., Assignee: Advanced Display Inc.
    • Publication/Filing Date: Publication Date: February 21, 2006; Filing Date: April 4, 2002.
    • Brief Description: This patent describes a display device aimed at reducing the number of terminals and improving connection reliability, particularly through the use of a flexible printed circuit (FPC) with varying widths of signal lines or terminals.
    • Potential Anticipation (35 U.S.C. § 102): The publication date of US7002657B2 (February 21, 2006) is after the priority date of US7636146 (August 8, 2003). Therefore, this patent cannot be considered prior art under 35 U.S.C. § 102 for US7636146, as it was not publicly available before the priority date of the invention.

Most Relevant Prior Art:

JP2003152019A (Matsushita Electric Ind Co Ltd) is identified as the most relevant prior art. It discloses an electro-optical panel connection structure with electrode terminals having varying widths, specifically increasing in width from the center towards the ends, and connected to a flexible printed circuit board with uniform pitch wiring. This reference directly anticipates the physical arrangement of different-sized terminals (Claims 4, 9, 12, 14) and the flexible substrate's wiring pitch (Claim 7) as described in US7636146.

However, based solely on its abstract, JP2003152019A does not explicitly disclose the functional link between the varying terminal areas and the frequency characteristics of the signals being transmitted (e.g., higher frequency signals requiring larger terminal areas to reduce time constant and prevent signal dulling). This specific functional limitation is a key distinguishing feature of independent Claims 1, 10, and 23 of US7636146. Without this explicit disclosure, JP2003152019A would not fully anticipate these claims under 35 U.S.C. § 102. Furthermore, it does not appear to anticipate the specific power source terminal sizing or the integer multiple pitch intervals between different terminal types as recited in Claim 1 of US7636146.

Generated 5/22/2026, 6:46:27 AM