

SAMPLE — NOT LEGAL ADVICE. This response letter was generated automatically from publicly available analysis. It has NOT been reviewed by a licensed attorney and SHOULD NOT BE SENT to any party without substantial review and customization by qualified patent counsel. Use as a starting point only.

[Your Name]

[Your Title]

[Your Company]

[Street Address, City, State ZIP]

June 1, 2026

[Opposing Counsel Name]

[Firm Name]

[Address]

Re: U.S. Patent No. 8947962 — Response to Assertion of Infringement

Dear Counsel,

We acknowledge receipt of your correspondence asserting infringement of U.S. Patent No. 8947962 (the "8947962 Patent"). After preliminary review, we have substantial concerns about the validity, enforceability, and scope of the asserted claims, summarized below. We reserve all rights and defenses.

1. Subject Patent — Summary

Here's a concise summary of US Patent 8947962:

US Patent 8947962: On-Die Termination of Address and Command Signals

- Title: On-die termination of address and command signals
- Current Assignee: Signal LLP (as of 2025-10-15)
- Original Assignee: Rambus Inc (as of 2013-11-22)
- Inventors: Ian Shaeffer, Kyung Suk Oh
- Filing Date: November 22, 2013 (Application number US14/088,277)
- Issue Date: February 3, 2015
- Abstract: A memory controller is disclosed. The memory controller is configured to be connected to one or more memory devices via an address and control (RQ) bus. Each of the memory devices has on-die termination (ODT) circuitry connected to a subset of signal lines of the RQ bus,...

2. Validity Concerns under 35 U.S.C. § 102 — Prior Art

We have identified prior-art references that, in our preliminary view, anticipate one or more asserted claims of the 8947962 Patent:

To identify the most relevant prior art for US patent 8947962, I will examine its cited patent

references. The core innovation of US8947962, as described in Claim 1, is a memory controller that can selectively disable on-die termination (ODT) circuitry on a subset of address and control (RQ) bus signal lines by driving control signals. This selective disabling specifically aims to reduce power consumption and optimize signal integrity.

I will focus on cited patents whose titles or abstracts clearly indicate they deal with on-die termination, dynamic termination, or termination control for address/command signals in memory systems. For each, I will provide the full citation, publication/filing date, a brief description (based on available abstracts), and an assessment of which claims of US8947962 they might potentially anticipate.

Based on the titles provided in US8947962's "Patent Citations" section, the following patents appear to be particularly relevant:

Most Relevant Prior Art for US8947962

1. US5467455A

Full Citation: US5467455A - Data processing system and method for...

3. Obviousness under 35 U.S.C. § 103

Independent of § 102, we believe the asserted claims are obvious in view of combinations of prior art that a person having ordinary skill in the art would have been motivated to combine:

To analyze the obviousness of US patent 8947962 under 35 U.S.C. § 103, we will examine the independent claim (Claim 1) and identify combinations of prior art references that would render its subject matter obvious to a person having ordinary skill in the art (POSITA) at the time of the invention (priority date: December 21, 2006).

Independent Claim 1 Analysis

Claim 1 of US8947962 describes:

"A memory controller configured to be connected to one or more memory devices via an address and control (RQ) bus, wherein:

each of the memory devices have on-die termination (ODT) circuitry connected to a subset of signal lines of the address and control (RQ) bus; and

the memory controller is operable to selectively disable the ODT circuitry in at least one memory device of the one or more memory devices by driving control signals on a plurality of ODT control lines."

The key elements of Claim 1 are:

1. A memory controller.
2. Connected to one or more memory devices via an address and control (RQ) bus.
3. Memory devices having on-die termination (ODT) circuitry.
4. ODT circuitry connected to...

4. Request

In light of the foregoing, we request that your client (i) provide a detailed claim chart identifying each accused product or service and mapping every limitation of each asserted claim, (ii) identify any prior art known to your client, including any references cited during prosecution or reexamination, and (iii) substantiate the basis for any damages or licensing demand. We are prepared to discuss the matter further once we have received and reviewed the foregoing.

Sincerely,

[Your Name]

DISCLAIMER. This document is a machine-generated sample. The factual assertions, prior-art citations, and legal arguments above are AI-produced and may contain errors, omissions, or outdated information. Do not transmit this letter, in whole or in part, to any party. This is not legal advice; no attorney-client relationship is created by its existence. Consult a licensed patent attorney before responding to any patent-infringement assertion.

Generated June 1, 2026 by ihatepatentrolls.com — sample only.